Redundant data types and operations in HLS and their use for a robot controller unit fault tolerance evaluation

Jakub Lojda, Jakub Podivinsky, Z. Kotásek
{"title":"Redundant data types and operations in HLS and their use for a robot controller unit fault tolerance evaluation","authors":"Jakub Lojda, Jakub Podivinsky, Z. Kotásek","doi":"10.1109/EWDTS.2017.8110127","DOIUrl":null,"url":null,"abstract":"Some environments (e.g. space, aerospace or medical systems) require electronic systems to withstand an increased, occurrence of faults. Moreover, the failure of these electronic systems can cause high economical losses or endanger human health. Fault tolerance is one of the techniques, the goal of which is to avoid such situations. This paper presents an approach to evaluate the degree of importance of individual system partitions when High-Level Synthesis (HLS) methodology is used. The importance of individual partitions was evaluated by the usage of our approach to fault-tolerant data-paths design which is based on the HLS input specification modification. The partitions are formed by sets of variables and operations. A brief description of the approach to fault tolerance in HLS is shown in the paper as well. Our experiments are evaluated using an SRAM-based FPGA evaluation platform which allows us to analyze fault tolerance properties of the Design Under Test (DUT). In the evaluation platform, functional verification in combination with fault injection is utilized.","PeriodicalId":141333,"journal":{"name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE East-West Design & Test Symposium (EWDTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EWDTS.2017.8110127","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Some environments (e.g. space, aerospace or medical systems) require electronic systems to withstand an increased, occurrence of faults. Moreover, the failure of these electronic systems can cause high economical losses or endanger human health. Fault tolerance is one of the techniques, the goal of which is to avoid such situations. This paper presents an approach to evaluate the degree of importance of individual system partitions when High-Level Synthesis (HLS) methodology is used. The importance of individual partitions was evaluated by the usage of our approach to fault-tolerant data-paths design which is based on the HLS input specification modification. The partitions are formed by sets of variables and operations. A brief description of the approach to fault tolerance in HLS is shown in the paper as well. Our experiments are evaluated using an SRAM-based FPGA evaluation platform which allows us to analyze fault tolerance properties of the Design Under Test (DUT). In the evaluation platform, functional verification in combination with fault injection is utilized.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
HLS中的冗余数据类型和操作及其在机器人控制器单元容错评估中的应用
某些环境(如空间、航空航天或医疗系统)要求电子系统能够承受不断增加的故障发生。此外,这些电子系统的故障会造成巨大的经济损失或危害人体健康。容错是其中一种技术,其目标是避免这种情况。本文提出了一种利用高级综合(High-Level Synthesis, HLS)方法评估单个系统分区重要性的方法。通过使用基于HLS输入规范修改的容错数据路径设计方法来评估各个分区的重要性。分区由一组变量和操作组成。本文还简要介绍了HLS系统的容错方法。我们的实验使用基于sram的FPGA评估平台进行评估,该平台允许我们分析被测设计(DUT)的容错特性。评估平台采用功能验证与故障注入相结合的方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Towards digital circuit approximation by exploiting fault simulation Calculation of the input coefficients of the OFDM symbol, the researching of the data's quality reception depending on the type of signal code construction Redundant data types and operations in HLS and their use for a robot controller unit fault tolerance evaluation “Cut-glue” Approximation based on evolutionary-genetic algorithm for essentially nonlinear parametric dependencies of mathematical models Investigation of new NV memory architectures for low duty-cycle embedded systems
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1