Ultra-Low Power (4nW), 0.6V Fully-Tunable Bump Circuit operating in Sub-threshold regime

Marios Gourdouparis, Vassilis Alimisis, Christos Dimas, P. Sotiriadis
{"title":"Ultra-Low Power (4nW), 0.6V Fully-Tunable Bump Circuit operating in Sub-threshold regime","authors":"Marios Gourdouparis, Vassilis Alimisis, Christos Dimas, P. Sotiriadis","doi":"10.1109/DTS52014.2021.9498044","DOIUrl":null,"url":null,"abstract":"A compact, ultra-low power (4nW), low supply voltage (0.6V) Gaussian-bump circuit architecture for Radial Basis Functions implementation is presented. It consists of only ten transistors, all operating in sub-threshold. The Gaussians center, height and width are independently and electronically controlled. The proposed architecture is used as a building block to construct a 2 – D Gaussian cascaded bump structure, demonstrating its dimensional scalability. Proper operation, sensitivity and accuracy are confirmed via theoretical analysis and simulation. The presented architectures were realized in TSMC 90nm CMOS process and were simulated using the Cadence IC Suite.","PeriodicalId":158426,"journal":{"name":"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","volume":"80 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTS52014.2021.9498044","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A compact, ultra-low power (4nW), low supply voltage (0.6V) Gaussian-bump circuit architecture for Radial Basis Functions implementation is presented. It consists of only ten transistors, all operating in sub-threshold. The Gaussians center, height and width are independently and electronically controlled. The proposed architecture is used as a building block to construct a 2 – D Gaussian cascaded bump structure, demonstrating its dimensional scalability. Proper operation, sensitivity and accuracy are confirmed via theoretical analysis and simulation. The presented architectures were realized in TSMC 90nm CMOS process and were simulated using the Cadence IC Suite.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
超低功耗(4nW), 0.6V全可调谐碰撞电路工作在亚阈值状态
提出了一种紧凑、超低功耗(4nW)、低电源电压(0.6V)的径向基函数实现高斯碰撞电路结构。它由十个晶体管组成,全部工作在亚阈值下。高斯中心,高度和宽度是独立的和电子控制的。将该结构作为构建块,构造了一个二维高斯级联凹凸结构,证明了其维度可扩展性。通过理论分析和仿真验证了该方法的正确性、灵敏度和精度。该架构在台积电90nm CMOS工艺中实现,并使用Cadence IC Suite进行了仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Ultra-Low Power (4nW), 0.6V Fully-Tunable Bump Circuit operating in Sub-threshold regime Development of graphene oxide-based fluorescent sensing nanoplatform for microRNA-10b detection Towards Autonomous Node Sensors: Green Versus RF Energy Harvesting Slicing Optimization based on Machine Learning Tool for Industrial IoT 4.0 Quantum well width and barrier Thickness effects on the perpendicular transport in polar and non-polar oriented AlGaN/GaN Resonant Tunneling Diodes
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1