Priyanka Saha, Pritha Banerjee, Dinesh Kumar Dash, S. Sarkar
{"title":"Modeling Short Channel Behavior of Proposed Work Function Engineered High-k Gate Stack DG MOSFET with Vertical Gaussian Doping","authors":"Priyanka Saha, Pritha Banerjee, Dinesh Kumar Dash, S. Sarkar","doi":"10.1109/EDKCON.2018.8770421","DOIUrl":null,"url":null,"abstract":"In this paper, 2D surface potential and threshold voltage model considering Poisson's equation and strong inversion criterion at surface potential minima is derived for our proposed work function engineered (WFE) high-k gate stack double gate (DG) MOSFET with vertical Gaussian doping. The device characteristics are explored in terms of surface potential, electric field, threshold voltage performance and DIBL effect along with comparative study with its normal DG MOSFET counterpart to investigate the upgraded immunity of the device to undesirable short channel effects. Results of analytical model are compared with ATLAS simulation data to validate our present derived model.","PeriodicalId":344143,"journal":{"name":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDKCON.2018.8770421","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
In this paper, 2D surface potential and threshold voltage model considering Poisson's equation and strong inversion criterion at surface potential minima is derived for our proposed work function engineered (WFE) high-k gate stack double gate (DG) MOSFET with vertical Gaussian doping. The device characteristics are explored in terms of surface potential, electric field, threshold voltage performance and DIBL effect along with comparative study with its normal DG MOSFET counterpart to investigate the upgraded immunity of the device to undesirable short channel effects. Results of analytical model are compared with ATLAS simulation data to validate our present derived model.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
