Design and implementation of an adaptive FIR filter based on delayed error LMS algorithm

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461) Pub Date : 1999-10-20 DOI:10.1109/SIPS.1999.822378

Y. Lai, Chi-Chou Kao, Haowei Chen

引用次数: 5

Abstract

Adaptive filtering techniques are widely used in the fields of signal processing and communication such as echo/noise cancellation and speech/image coding. Adaptive filters usually need real time ability to process signal. This paper presents a high speed and flexible VLSI architecture. This filter is the digital adaptive finite impulse response (FIR) filter based on the delayed error least mean square (DELMS) algorithm. The architecture has hardware utilization efficiency (HUE) of 100%, and we can easily scale the filter without reducing the throughput rate. The timing simulation results demonstrate the effectiveness of the architecture. We have used 0.6 /spl mu/m CMOS SPTM standard cells technology to implement the chip.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

基于延迟误差LMS算法的自适应FIR滤波器的设计与实现

自适应滤波技术广泛应用于回波/噪声消除、语音/图像编码等信号处理和通信领域。自适应滤波器通常需要实时处理信号的能力。本文提出了一种高速灵活的VLSI架构。该滤波器是基于延迟误差最小均方(DELMS)算法的数字自适应有限脉冲响应(FIR)滤波器。该架构具有100%的硬件利用率(HUE)，并且我们可以在不降低吞吐量的情况下轻松扩展滤波器。时序仿真结果验证了该体系结构的有效性。我们采用0.6 /spl mu/m CMOS SPTM标准单元技术来实现芯片。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)

自引率

0.00%

发文量

期刊最新文献

Efficient FFT implementation using digit-serial arithmetic VLSI implementation issues of TURBO decoder design for wireless applications A new image encryption algorithm and its VLSI architecture Implementation of the discrete cosine transform and its inverse by recursive structures A high-speed CORDIC algorithm and architecture for DSP applications