{"title":"ASIC Architecture for Implementing Blackman Windowing for Real Time Spectral Analysis","authors":"K. C. Ray, A. Dhar","doi":"10.1109/ICSCN.2007.350768","DOIUrl":null,"url":null,"abstract":"Onus of this work is to propose a hardware efficient and flexible ASIC (application specific integrated circuit) architecture for Blackman windowing using CORDIC (co-ordinate rotation digital computer) as building block to minimize the spectral leakage and picket fence effect which are usual phenomena during spectral analysis by truncating input signals for finite length of FFT processor. A purely pipelined architecture has been adopted for the present design to ensure high throughput for real time applications with the latency equal to twice of the number of CORDIC stages plus two. The magnificence of this architecture is that window length can be changed by users for their specific applications and can be updated online for real time applications. The synthesized result of this 16 bit word size architecture with commercially available 0.18 mum CMOS technology using Synopsys Design Analyzer, shows that total estimated dynamic power to be 152 mW with an operating frequency of 125 MHz and total core area 8 mm2 (approx.)","PeriodicalId":257948,"journal":{"name":"2007 International Conference on Signal Processing, Communications and Networking","volume":"108 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Conference on Signal Processing, Communications and Networking","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSCN.2007.350768","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
Onus of this work is to propose a hardware efficient and flexible ASIC (application specific integrated circuit) architecture for Blackman windowing using CORDIC (co-ordinate rotation digital computer) as building block to minimize the spectral leakage and picket fence effect which are usual phenomena during spectral analysis by truncating input signals for finite length of FFT processor. A purely pipelined architecture has been adopted for the present design to ensure high throughput for real time applications with the latency equal to twice of the number of CORDIC stages plus two. The magnificence of this architecture is that window length can be changed by users for their specific applications and can be updated online for real time applications. The synthesized result of this 16 bit word size architecture with commercially available 0.18 mum CMOS technology using Synopsys Design Analyzer, shows that total estimated dynamic power to be 152 mW with an operating frequency of 125 MHz and total core area 8 mm2 (approx.)