A 16-bit monolithic I3L processor

C. Erickson, H. Hingarh, R. Moeckel, D. Wilnai
{"title":"A 16-bit monolithic I3L processor","authors":"C. Erickson, H. Hingarh, R. Moeckel, D. Wilnai","doi":"10.1109/ISSCC.1977.1155638","DOIUrl":null,"url":null,"abstract":"A SINGLE-CHIP 16-BIT MICROPROCESSOR with fixed point arithmetic using 2’s complement notation will be described. It executes the same instruction set as the NOVA line of minicomputers and has comparable performance and is packaged in a 40-pin DIP. Figure 1 is the logic symbol of the processor and shows various data and control lines noted below. (1)lnformation Bus IBo-IB15 is a 16-bit bidirectional 3-state bus used to transfer address, data, and instruction information between the processor and main memory, and to transfer data to and from I/O devices. (2)S ta tus Lines RUN, CARRY and INT.ON are used to convey the status information of the processor mainly for display on an operator console. (3) Operator Console Control Co-C3, RESET. Operator can control the operation of the processor by means of 4 coded lines (Co-3) and a RESET line. (4)lnput/Output Control 00.01, INT. REQ., DCH. REQ. Processor controls 1/0 devices by means of two coded control lines (00,Ol)I/O devices can interrupt the normal program flow by activating the INT. REQ. line and they can gain direct access to main memory bv activating the DCII. REQ. line. (5)!kmory Control Mo-M~, MBSY. Processor controls thc main memory by means o f 3 open collcctor control lines (Mo, M1, M2). It synchronizes itself to the memory cycle time indicated by the MBSY signal. ( 6 ) Timing SYN, CP, XTL, CIKOUT. Processor can operate with an on-chip oscillator when a crystal is tied between (CP) and (XTL,) or i t can operatc from an external clock (CP). Processor generates a synchronization signal (SYN) for all external devices. The internal clock is available to the outside world on (CLKOUT).","PeriodicalId":416313,"journal":{"name":"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1977.1155638","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A SINGLE-CHIP 16-BIT MICROPROCESSOR with fixed point arithmetic using 2’s complement notation will be described. It executes the same instruction set as the NOVA line of minicomputers and has comparable performance and is packaged in a 40-pin DIP. Figure 1 is the logic symbol of the processor and shows various data and control lines noted below. (1)lnformation Bus IBo-IB15 is a 16-bit bidirectional 3-state bus used to transfer address, data, and instruction information between the processor and main memory, and to transfer data to and from I/O devices. (2)S ta tus Lines RUN, CARRY and INT.ON are used to convey the status information of the processor mainly for display on an operator console. (3) Operator Console Control Co-C3, RESET. Operator can control the operation of the processor by means of 4 coded lines (Co-3) and a RESET line. (4)lnput/Output Control 00.01, INT. REQ., DCH. REQ. Processor controls 1/0 devices by means of two coded control lines (00,Ol)I/O devices can interrupt the normal program flow by activating the INT. REQ. line and they can gain direct access to main memory bv activating the DCII. REQ. line. (5)!kmory Control Mo-M~, MBSY. Processor controls thc main memory by means o f 3 open collcctor control lines (Mo, M1, M2). It synchronizes itself to the memory cycle time indicated by the MBSY signal. ( 6 ) Timing SYN, CP, XTL, CIKOUT. Processor can operate with an on-chip oscillator when a crystal is tied between (CP) and (XTL,) or i t can operatc from an external clock (CP). Processor generates a synchronization signal (SYN) for all external devices. The internal clock is available to the outside world on (CLKOUT).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个16位单片I3L处理器
一个单片16位微处理器的定点运算使用2的补码符号将被描述。它执行与NOVA系列小型机相同的指令集,具有相当的性能,并且封装在40针DIP中。图1是处理器的逻辑符号,显示了如下所示的各种数据和控制线。(1)信息总线IBo-IB15是一种16位双向三态总线,用于在处理器和主存之间传输地址、数据和指令信息,以及在I/O设备之间传输数据。(2)包含RUN、CARRY和INT三行。ON用于传递处理器的状态信息,主要用于在操作员控制台上显示。(3)操作台控制Co-C3,复位。操作员可以通过4条编码线(Co-3)和一条RESET线来控制处理器的操作。(4)输入/输出控制要求的事情。, DCH。要求的事情。处理器通过两条编码控制线(00、Ol)控制1/0设备。I/O设备可以通过激活INT来中断正常的程序流程。要求的事情。他们可以通过激活DCII直接访问主存储器。要求的事情。线。(5) !记忆控制Mo-M~;处理器通过3条开放的采集器控制线(Mo, M1, M2)中的任意一条来控制主存储器。它将自己同步到由MBSY信号指示的内存周期时间。定时SYN, CP, XTL, CIKOUT。当晶体连接在(CP)和(XTL)之间时,处理器可以使用片上振荡器操作,也可以从外部时钟(CP)操作。处理器为所有外部设备生成同步信号(SYN)。内部时钟在(CLKOUT)上对外开放。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The pretuned module: An integrated millimeter wave oscillator A selection system for MNOS capacitor memories A 32 x 9 ECL dual address register using an interleaving cell technique A 16-bit monolithic I3L processor 4-GHz frequency division with GaAs MESFET ICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1