Equalization in FPGA-based realization of a multicarrier modem core

G. Marinova, M. Bellanger, V. Guliashki
{"title":"Equalization in FPGA-based realization of a multicarrier modem core","authors":"G. Marinova, M. Bellanger, V. Guliashki","doi":"10.1109/MWSCAS.2007.4488696","DOIUrl":null,"url":null,"abstract":"The paper presents a study on the realization of equalizer IP (intellectual property) blocks for FPGA-based realization of multicarrier modem cores applying filter bank based principle and OQAM modulation. New equalization IP blocks with appropriate architectures for two different modem applications are proposed - following the ADSL standard and according to the 802.11 wireless communication standard (WiFi). We estimated the impact of equalization IPs on the frequency, the area efficiency and the SNR of the FPGA-based modem realizations.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 50th Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2007.4488696","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The paper presents a study on the realization of equalizer IP (intellectual property) blocks for FPGA-based realization of multicarrier modem cores applying filter bank based principle and OQAM modulation. New equalization IP blocks with appropriate architectures for two different modem applications are proposed - following the ADSL standard and according to the 802.11 wireless communication standard (WiFi). We estimated the impact of equalization IPs on the frequency, the area efficiency and the SNR of the FPGA-based modem realizations.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于fpga的多载波调制解调器核心均衡实现
本文研究了应用基于滤波器组原理和OQAM调制的fpga实现多载波调制解调器核心的均衡器IP(知识产权)模块的实现。根据ADSL标准和802.11无线通信标准(WiFi),提出了适用于两种不同调制解调器应用的具有适当架构的新均衡IP块。我们估计了均衡ip对基于fpga的调制解调器实现的频率、面积效率和信噪比的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Image coding based on regular cosine-modulated filter banks Low power interference-robust UWB Low Noise Amplifier in 0.18-μm CMOS technology Constraint-based verification of delta-sigma modulators using interval analysis Efficient simulation of jitter tolerance for all-digital data recovery circuits On the theoretical limits of noise-gain-mismatch tradeoff in the design of multi-stage cascaded transistor amplifiers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1