Hardware Trojan Detection Using Improved Testability Measures

P. Naskar, Tapobrata Dhar, S. Roy
{"title":"Hardware Trojan Detection Using Improved Testability Measures","authors":"P. Naskar, Tapobrata Dhar, S. Roy","doi":"10.1109/ISDCS49393.2020.9263026","DOIUrl":null,"url":null,"abstract":"The globalised nature of design and manufacturing process of Integrated Circuits (ICs) makes them susceptible to malicious alterations called Hardware Trojan Horses (HTH). Prior estimation of degree of vulnerability of internal nets of an IC is therefore a valuable measure to ensure its security. An improved testability measurement process has been suggested by this paper, which effectively assesses the vulnerability of the internal nets to HTH insertion. The evaluated vulnerability measures can be used to generate test patterns, which in turn helps detect the presence of HTH in the IC.","PeriodicalId":177307,"journal":{"name":"2020 International Symposium on Devices, Circuits and Systems (ISDCS)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-03-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International Symposium on Devices, Circuits and Systems (ISDCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISDCS49393.2020.9263026","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The globalised nature of design and manufacturing process of Integrated Circuits (ICs) makes them susceptible to malicious alterations called Hardware Trojan Horses (HTH). Prior estimation of degree of vulnerability of internal nets of an IC is therefore a valuable measure to ensure its security. An improved testability measurement process has been suggested by this paper, which effectively assesses the vulnerability of the internal nets to HTH insertion. The evaluated vulnerability measures can be used to generate test patterns, which in turn helps detect the presence of HTH in the IC.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
硬件木马检测使用改进的可测试性措施
集成电路(ic)的设计和制造过程的全球化性质使它们容易受到称为硬件特洛伊木马(HTH)的恶意更改。因此,预先估计集成电路内部网络的漏洞程度是保证集成电路安全的一项有价值的措施。本文提出了一种改进的可测性测量方法,可以有效地评估内网对HTH插入的脆弱性。评估的漏洞度量可用于生成测试模式,这反过来有助于检测IC中HTH的存在。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
NoCSNN: A Scalable Interconnect Architecture for Neuromorphic Computing Systems Data Communication and Remote Monitoring using Raspberry Pi in a Solar-Wind-Biogas integrated Micro-grid system ISDCS 2020 Commentary Hardware Trojan Detection Using Improved Testability Measures Performance analysis of Pocket Doped Junction-Less TFET
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1