Methodology for process portable hard IP block creation using cell based array architecture

R. Gopisetty, K. Hsu, A. Chakankar
{"title":"Methodology for process portable hard IP block creation using cell based array architecture","authors":"R. Gopisetty, K. Hsu, A. Chakankar","doi":"10.1109/ASIC.1998.722992","DOIUrl":null,"url":null,"abstract":"A methodology for hard IP creation and an automated \"process tuned\" migration of this IP block is presented. The flow for hard IP creation using the CBA Block Export Flow is presented. Salient features of this include automated IP block timing model creation and physical view creation allowing easy encapsulation of the IP core into a chip level environment. Following this, a flow for automatically porting this IP core so that it is optimally implemented in the target process using CBA Block Transport is presented.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"65 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1998.722992","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A methodology for hard IP creation and an automated "process tuned" migration of this IP block is presented. The flow for hard IP creation using the CBA Block Export Flow is presented. Salient features of this include automated IP block timing model creation and physical view creation allowing easy encapsulation of the IP core into a chip level environment. Following this, a flow for automatically porting this IP core so that it is optimally implemented in the target process using CBA Block Transport is presented.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
使用基于单元的阵列体系结构的过程便携式硬IP块创建方法
提出了一种硬IP创建方法和该IP块的自动“过程调整”迁移。给出了使用CBA块导出流创建硬IP的流程。其显著特点包括自动IP块时序模型创建和物理视图创建,允许将IP核轻松封装到芯片级环境中。在此之后,给出了一个自动移植该IP核的流程,以便使用CBA块传输在目标进程中最佳地实现该IP核。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Relaxed partitioning balance constraints in top-down placement Design and test of a CMOS low-power mixed-analog/digital ASIC for radiation detector readout front ends Substrate noise in mixed signal circuits: two case studies [CMOS] 800 K gates of random logic in four months: discussion on design methodologies based on "IDEFIX" ASIC experience Methodology for process portable hard IP block creation using cell based array architecture
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1