Measurements, modelling and electrical simulations of lateral PIN photodiodes in thin film-SOI for high quantum efficiency and high selectivity in the UV range

A. Afzalian, D. Flandre
{"title":"Measurements, modelling and electrical simulations of lateral PIN photodiodes in thin film-SOI for high quantum efficiency and high selectivity in the UV range","authors":"A. Afzalian, D. Flandre","doi":"10.1109/ESSDERC.2003.1256809","DOIUrl":null,"url":null,"abstract":"The present paper investigates the influence of the SOI structure and in particular the presence of the buried oxide on the Quantum efficiency vs. wavelength characteristics of fully-depleted thin film silicon-on-insulator (SOI) lateral photodetectors by measurements, modelling and simulations.","PeriodicalId":350452,"journal":{"name":"ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003.","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.2003.1256809","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

The present paper investigates the influence of the SOI structure and in particular the presence of the buried oxide on the Quantum efficiency vs. wavelength characteristics of fully-depleted thin film silicon-on-insulator (SOI) lateral photodetectors by measurements, modelling and simulations.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
测量,建模和电模拟横向PIN光电二极管在薄膜soi的高量子效率和高选择性在紫外范围内
本文通过测量、建模和模拟研究了SOI结构,特别是埋藏氧化物的存在对完全耗尽薄膜绝缘体上硅(SOI)横向光电探测器量子效率与波长特性的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Technology aspects of a CMOS neuro-sensor: back end process and packaging Coupled device, circuit and interconnect simulation Silicon clean impact on 90nm CMOS devices performance Effects of gate-currents on CMOS circuit behaviour Analytical model for quantum well to quantum dot tunneling
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1