An Analytical Approach for Time-Division Multiplexing Optimization in Multi-FPGA based Systems

Chak-Wa Pui, Gang Wu, Freddy Y. C. Mang, Evangeline F. Y. Young
{"title":"An Analytical Approach for Time-Division Multiplexing Optimization in Multi-FPGA based Systems","authors":"Chak-Wa Pui, Gang Wu, Freddy Y. C. Mang, Evangeline F. Y. Young","doi":"10.1109/SLIP.2019.8771330","DOIUrl":null,"url":null,"abstract":"To increase the utilization of FPGAs in multi-FPGA based systems, time-division multiplexing (TDM) is a widely used technique to accommodate a large number of inter-FPGA signals. However, with this technique, the delay imposed by the inter-FPGA connections becomes significant. Previous research shows that TDM ratio of signals can greatly affect the performance of a system. In this paper, we extend previous problem formulation to meet more general constraints in multi-FPGA based systems and propose a novel approach to solve it. In particular, to optimize system clock period effectively and efficiently, we propose a two-step analytical framework, which first gives a continuous result using a non-linear conjugate gradient-based method and then finalizes the result optimally by a dynamic programming-based discretization algorithm. For comparison, we also solve the problem using an integer linear programming (ILP)-based method. Experimental results show that our approach can improve the system clock period by about 7% on top of a well optimized inter-FPGA routing result. Moreover, our approach scales for designs over 400K nodes while ILP-based method is not able to finish for designs with 2K nodes.","PeriodicalId":340036,"journal":{"name":"2019 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SLIP.2019.8771330","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

To increase the utilization of FPGAs in multi-FPGA based systems, time-division multiplexing (TDM) is a widely used technique to accommodate a large number of inter-FPGA signals. However, with this technique, the delay imposed by the inter-FPGA connections becomes significant. Previous research shows that TDM ratio of signals can greatly affect the performance of a system. In this paper, we extend previous problem formulation to meet more general constraints in multi-FPGA based systems and propose a novel approach to solve it. In particular, to optimize system clock period effectively and efficiently, we propose a two-step analytical framework, which first gives a continuous result using a non-linear conjugate gradient-based method and then finalizes the result optimally by a dynamic programming-based discretization algorithm. For comparison, we also solve the problem using an integer linear programming (ILP)-based method. Experimental results show that our approach can improve the system clock period by about 7% on top of a well optimized inter-FPGA routing result. Moreover, our approach scales for designs over 400K nodes while ILP-based method is not able to finish for designs with 2K nodes.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于多fpga系统的时分复用优化分析方法
为了在基于多fpga的系统中提高fpga的利用率,时分复用(TDM)是一种广泛使用的技术,以容纳大量fpga间的信号。然而,使用这种技术,fpga间连接所施加的延迟变得显著。以往的研究表明,信号的时分分复用率对系统的性能有很大的影响。在本文中,我们扩展了先前的问题公式,以满足基于多fpga的系统中更一般的约束,并提出了一种新的方法来解决它。特别是,为了有效地优化系统时钟周期,我们提出了一个两步分析框架,首先使用基于非线性共轭梯度的方法给出连续结果,然后使用基于动态规划的离散化算法最终确定最优结果。为了比较,我们也使用基于整数线性规划(ILP)的方法来解决这个问题。实验结果表明,在优化fpga间路由结果的基础上,该方法可将系统时钟周期提高约7%。此外,我们的方法适用于超过400K节点的设计,而基于ilp的方法无法完成2K节点的设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
FSNoC: Safe Network-on-Chip Design with Packet Level Lock Stepping An Analytical Approach for Time-Division Multiplexing Optimization in Multi-FPGA based Systems Security Network On-Chip for Mitigating Side-Channel Attacks Distributed Digital Low-Dropout Regulators with Phase Interleaving for On-Chip Voltage Noise Mitigation Communication Considerations for Silicon Interconnect Fabric
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1