I. Mesolongitis, Achilleas Gkountis, E. Kyriakis-Bitzaros, K. Zachariadou, P. Gkountoumis, T. Alexopoulos
{"title":"Testing the Level-1 Data Driver Card for the New Small Wheel of the ATLAS detector","authors":"I. Mesolongitis, Achilleas Gkountis, E. Kyriakis-Bitzaros, K. Zachariadou, P. Gkountoumis, T. Alexopoulos","doi":"10.1109/MOCAST.2017.7937667","DOIUrl":null,"url":null,"abstract":"The Level-1 Data Driver Card (L1DDC) is designed to fulfill the needs of the New Small Wheel, which will be used in the upgraded ATLAS experiment detectors. L1DDC's function is to concentrate the data from multiple front-end boards and transmit them through a network interface, to the control room. The proper operation of the L1DDC is critical for the credibility of the ATLAS experiment, thus extensive testing of the prototype boards is required. To perform the debugging and testing of the L1DDC a number of additional boards and FPGAs with specially developed firmware are used. This paper describes the methodology followed for the testing of the L1DDC and presents the results of the experiments performed to determine data integrity for all data rates supported for the front-end cards, i.e., 80, 160 and 320 Mb/s.","PeriodicalId":202381,"journal":{"name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MOCAST.2017.7937667","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
The Level-1 Data Driver Card (L1DDC) is designed to fulfill the needs of the New Small Wheel, which will be used in the upgraded ATLAS experiment detectors. L1DDC's function is to concentrate the data from multiple front-end boards and transmit them through a network interface, to the control room. The proper operation of the L1DDC is critical for the credibility of the ATLAS experiment, thus extensive testing of the prototype boards is required. To perform the debugging and testing of the L1DDC a number of additional boards and FPGAs with specially developed firmware are used. This paper describes the methodology followed for the testing of the L1DDC and presents the results of the experiments performed to determine data integrity for all data rates supported for the front-end cards, i.e., 80, 160 and 320 Mb/s.