Time redundant error correcting adders and multipliers

Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems Pub Date : 1992-11-04 DOI:10.1109/DFTVS.1992.224350

Y. Hsu, E. Swartzlander

引用次数: 41

Abstract

Time redundancy is an approach to achieve fault-tolerance without introducing too much hardware overhead and can be used in applications where time is not critical. The basic REcomputing with Duplication With Comparison error-detecting adder proposed by Johnson is extended to perform error correction. Time redundant multipliers that can detect and correct errors are also proposed in this paper. The hardware overhead of time redundant error correcting adders and multipliers is much lower than that of hardware or information redundancy approaches. Hence they are useful in systems where hardware complexity is the primary concern.<>

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

时间冗余纠错加法器和乘法器

时间冗余是在不引入太多硬件开销的情况下实现容错的一种方法，可用于时间不重要的应用程序。将Johnson提出的基于重复比较的重计算检错加法器扩展为纠错加法器。本文还提出了一种可以检测和校正误差的时间冗余乘法器。时间冗余纠错加法器和乘法器的硬件开销比硬件或信息冗余方法要低得多。因此，它们在主要考虑硬件复杂性的系统中非常有用。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems

自引率

0.00%

发文量

期刊最新文献

Design rule centring for row redundant content addressable memories Bridging faults modeling and detection in CMOS combinational gates Time redundant error correcting adders and multipliers A universal self-test design for chip, card and system Efficient bi-level reconfiguration algorithms for fault tolerant arrays