Extremely Scaled Bottom Gate a-IGZO Transistors Using a Novel Patterning Technique Achieving Record High Gm of 479.5 μS/μm (VDS of 1 V) and fT of 18.3 GHz (VDS of 3 V)

Chengkuan Wang, Annie Kumar, Kaizhen Han, Chen Sun, Haiwen Xu, Jishen Zhang, Yuye Kang, Qiwen Kong, Zijie Zheng, Yuxuan Wang, Xiao Gong
{"title":"Extremely Scaled Bottom Gate a-IGZO Transistors Using a Novel Patterning Technique Achieving Record High Gm of 479.5 μS/μm (VDS of 1 V) and fT of 18.3 GHz (VDS of 3 V)","authors":"Chengkuan Wang, Annie Kumar, Kaizhen Han, Chen Sun, Haiwen Xu, Jishen Zhang, Yuye Kang, Qiwen Kong, Zijie Zheng, Yuxuan Wang, Xiao Gong","doi":"10.1109/vlsitechnologyandcir46769.2022.9830393","DOIUrl":null,"url":null,"abstract":"In this work, we report bottom-gate amorphous indium-gallium-zinc-oxide (a-IGZO) transistors with extremely scaled channel length (L<inf>CH</inf>) down to 12.3 nm enabled by a novel Al<inf>2</inf>O<inf>3</inf>/HSQ dual-layer lift-off technique. Thanks to the smallest L<inf>CH</inf> of 12.3 nm among all bottom-gate IGZO transistors, a record high peak extrinsic transconductance (G<inf>m,ext</inf>) of 479.5 μS/μm at V<inf>DS</inf> = 1 V was realized among all IGZO-based transistors. In addition to the capability of realizing ultra-scaled feature sizes, the Al<inf>2</inf>O<inf>3</inf>/HSQ dual-layer lift-off process can achieve a reduced patterning variation as compared with that of the conventional lift-off process due to the better line edge roughness of hydrogen silsesquioxane (HSQ) electron-beam (E-beam) resist. The highest cut-off frequency (f<inf>T</inf>) of 18.3 GHz at V<inf>DS</inf> of 3 V was also achieved with a L<inf>CH</inf> of 38 nm among all a-IGZO transistors.","PeriodicalId":332454,"journal":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/vlsitechnologyandcir46769.2022.9830393","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

In this work, we report bottom-gate amorphous indium-gallium-zinc-oxide (a-IGZO) transistors with extremely scaled channel length (LCH) down to 12.3 nm enabled by a novel Al2O3/HSQ dual-layer lift-off technique. Thanks to the smallest LCH of 12.3 nm among all bottom-gate IGZO transistors, a record high peak extrinsic transconductance (Gm,ext) of 479.5 μS/μm at VDS = 1 V was realized among all IGZO-based transistors. In addition to the capability of realizing ultra-scaled feature sizes, the Al2O3/HSQ dual-layer lift-off process can achieve a reduced patterning variation as compared with that of the conventional lift-off process due to the better line edge roughness of hydrogen silsesquioxane (HSQ) electron-beam (E-beam) resist. The highest cut-off frequency (fT) of 18.3 GHz at VDS of 3 V was also achieved with a LCH of 38 nm among all a-IGZO transistors.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用新型图型技术的极尺度底栅a- igzo晶体管实现了479.5 μS/μm (VDS为1 V)和18.3 GHz (VDS为3 V)的创纪录高Gm和fT
在这项工作中,我们报告了一种新的Al2O3/HSQ双层提升技术,具有极窄通道长度(LCH)降至12.3 nm的底栅非晶铟镓锌氧化物(a- igzo)晶体管。在所有底栅IGZO晶体管中,LCH最小为12.3 nm,在VDS = 1 V时实现了479.5 μS/μm的峰值外部跨导(Gm,ext)。除了能够实现超尺度的特征尺寸外,由于氢硅氧烷(HSQ)电子束(E-beam)抗蚀剂的线边缘粗糙度更好,Al2O3/HSQ双层剥离工艺与传统剥离工艺相比,可以实现更小的图形变化。在VDS为3 V时,LCH为38 nm的a- igzo晶体管的最高截止频率(fT)为18.3 GHz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 12-bit 8GS/s RF Sampling DAC with Code-Dependent Nonlinearity Compensation and Intersegmental Current-Mismatch Calibration in 5nm FinFET Scalable 1.4 μW cryo-CMOS SP4T multiplexer operating at 10 mK for high-fidelity superconducting qubit measurements A 507 GMACs/J 256-Core Domain Adaptive Systolic-Array-Processor for Wireless Communication and Linear-Algebra Kernels in 12nm FINFET An 81.6dB SNDR 15.625MHz BW 3rd Order CT SDM with a True TI NS Quantizer Energy-Efficient High Bandwidth 6T SRAM Design on Intel 4 CMOS Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1