Impact of highly-doped s/d extension on the current drivability and reliability in 0.15/spl mu/m CMOS

Y. Nara, H. Kurata, T. Yamazaki, T. Sugii
{"title":"Impact of highly-doped s/d extension on the current drivability and reliability in 0.15/spl mu/m CMOS","authors":"Y. Nara, H. Kurata, T. Yamazaki, T. Sugii","doi":"10.1109/DRC.1994.1009420","DOIUrl":null,"url":null,"abstract":"The saturation drain current (drain voltage: 2V) at fixed gate overdrive (Vg-Vth=lV or 1.5V) was higher in higher S/D extension concentration devices at gate length of less than 0.3pm for nMOS. The extracted effective channel length (using the method proposed by ref.l) of high S/D extension concentration (dose: 6~10'~cm-~) device has shorter by about 45nm than lower SD extension concentration (dose: 2~10'~cm-~) device at Vg-Vth of 1V. This difference increases to about 72nm at Vg-Vth of 1.5V. Higher saturation drain current with higher S/D extension concentration is, therefore, attributed to the suppressed effective channel length modulation. This effect is remarkable in short channel devices because the modulation of effective channel length is less sensitive in longer channel devices. The SP extrinsic resistance in higher S/D extension concentration device has higher value and smaller gate voltage dependence. However, the reduction of effective channel length has major effect on the saturation drain current than the increase of S/D extrinsic resistance. For PMOS, saturation drain current with high S/D extension concentration (dose: 6x 1014cm-2) increased by more than 10% for 0.15pm device than that with low S/D extension concentration (dose: 4~10'~cm-~). This increase is attributed to shorter effective channel length in high S/D extension concentration device. The modulation of effective channel length is smaller in PMOS than in nMOS because the carrier concentration at the extension region may be increased by the impurity diffusion from S/D regions. Propagation delay time (Tpd) of the 0.15pm CMOS inverters was calculated using extracted SPICE parameters. The load capacitance dependence of Tpd was 0.488ps/fF and 0.416pslfF for low (dose: 4~1O'~cm-~) and high (dose: 6x10 14cm-2) S/D extension concentration, respectively, showing that about 15% higher load drivability is obtained in high SD extension concentration device. Hot-carrier reliability We examined the degradation of drain current (AId/Ido) in nMOS under DC stress. The stress gate voltage was chosen for substrate current to be maximum for each stress drain voltage. We defined the hot-carrier life time as the stress time for 10% drain current degradation. We found that the life time was longer with higher S/D extension concentration and that the allowable drain voltage to 10 years DC life time was 1.9Y If we adjust the stress condition as same substrate current (same impact ionization rate), the surface state generation estimated from the increase in charge pumping current is almost the same for high and low S/D extension concentration devices. However, AWdo is lower with higher SD extension concentration. We speculate that the increase in S/D extension resistance caused by the surface state generation is relaxed by screening effect of increased carrier concentration in higher S/D extension concentration device. Summary We have demonstrated that higher-concentration SD extension devices have superior characteristics in saturation drain current, load capacitance drivability, and hot-camer reliability, which seem to be promising for high-performance sub-quarter micron CMOS circuits. Reference","PeriodicalId":244069,"journal":{"name":"52nd Annual Device Research Conference","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-06-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"52nd Annual Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC.1994.1009420","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The saturation drain current (drain voltage: 2V) at fixed gate overdrive (Vg-Vth=lV or 1.5V) was higher in higher S/D extension concentration devices at gate length of less than 0.3pm for nMOS. The extracted effective channel length (using the method proposed by ref.l) of high S/D extension concentration (dose: 6~10'~cm-~) device has shorter by about 45nm than lower SD extension concentration (dose: 2~10'~cm-~) device at Vg-Vth of 1V. This difference increases to about 72nm at Vg-Vth of 1.5V. Higher saturation drain current with higher S/D extension concentration is, therefore, attributed to the suppressed effective channel length modulation. This effect is remarkable in short channel devices because the modulation of effective channel length is less sensitive in longer channel devices. The SP extrinsic resistance in higher S/D extension concentration device has higher value and smaller gate voltage dependence. However, the reduction of effective channel length has major effect on the saturation drain current than the increase of S/D extrinsic resistance. For PMOS, saturation drain current with high S/D extension concentration (dose: 6x 1014cm-2) increased by more than 10% for 0.15pm device than that with low S/D extension concentration (dose: 4~10'~cm-~). This increase is attributed to shorter effective channel length in high S/D extension concentration device. The modulation of effective channel length is smaller in PMOS than in nMOS because the carrier concentration at the extension region may be increased by the impurity diffusion from S/D regions. Propagation delay time (Tpd) of the 0.15pm CMOS inverters was calculated using extracted SPICE parameters. The load capacitance dependence of Tpd was 0.488ps/fF and 0.416pslfF for low (dose: 4~1O'~cm-~) and high (dose: 6x10 14cm-2) S/D extension concentration, respectively, showing that about 15% higher load drivability is obtained in high SD extension concentration device. Hot-carrier reliability We examined the degradation of drain current (AId/Ido) in nMOS under DC stress. The stress gate voltage was chosen for substrate current to be maximum for each stress drain voltage. We defined the hot-carrier life time as the stress time for 10% drain current degradation. We found that the life time was longer with higher S/D extension concentration and that the allowable drain voltage to 10 years DC life time was 1.9Y If we adjust the stress condition as same substrate current (same impact ionization rate), the surface state generation estimated from the increase in charge pumping current is almost the same for high and low S/D extension concentration devices. However, AWdo is lower with higher SD extension concentration. We speculate that the increase in S/D extension resistance caused by the surface state generation is relaxed by screening effect of increased carrier concentration in higher S/D extension concentration device. Summary We have demonstrated that higher-concentration SD extension devices have superior characteristics in saturation drain current, load capacitance drivability, and hot-camer reliability, which seem to be promising for high-performance sub-quarter micron CMOS circuits. Reference
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高掺杂s/d扩展对0.15/spl mu/m CMOS电流驱动性和可靠性的影响
当栅极长度小于0.3pm时,高S/D扩展浓度器件在固定栅极超速(Vg-Vth=lV或1.5V)下的饱和漏极电流(漏极电压为2V)较大。高S/D延伸浓度(剂量:6~10’~cm-~)装置在Vg-Vth为1V时,提取的有效通道长度(采用文献1提出的方法)比低SD延伸浓度(剂量:2~10’~cm-~)装置短约45nm。当v - vth为1.5V时,这种差异增加到约72nm。因此,高S/D扩展浓度的高饱和漏极电流归因于抑制的有效信道长度调制。这种效应在短信道器件中是显著的,因为有效信道长度的调制在长信道器件中不太敏感。高S/D扩展浓缩装置的SP外部电阻值较高,栅极电压依赖性较小。有效通道长度的减小对饱和漏极电流的影响大于S/D外在电阻的增加。对于PMOS, 0.15pm器件,高S/D扩展浓度(剂量:6 × 1014cm-2)下的饱和漏极电流比低S/D扩展浓度(剂量:4~10’~cm-~)下的饱和漏极电流增加10%以上。这主要是由于高S/D扩展浓缩装置的有效通道长度较短。PMOS的有效信道长度调制比nMOS小,这是因为杂质从S/D区扩散会增加延伸区载流子浓度。利用提取的SPICE参数计算0.15pm CMOS逆变器的传输延迟时间(Tpd)。低(剂量:4~ 10′~cm-~)和高(剂量:6 × 10 14cm-2) S/D延伸浓度下,Tpd的负载电容依赖性分别为0.488ps/fF和0.416pslfF,表明高SD延伸浓度装置的负载可驾驶性提高约15%。我们研究了直流应力下nMOS漏极电流(AId/Ido)的退化。对于每个应力漏极电压,选择应力栅电压使衬底电流最大。我们将热载流子寿命定义为10%漏极电流衰减时的应力时间。我们发现,S/D延伸浓度越高,寿命越长,允许漏极电压到10年直流寿命为1.9Y。如果我们调整应力条件为相同的衬底电流(相同的冲击电离率),高、低S/D延伸浓度器件由电荷泵浦电流增加估计的表面态产生几乎相同。但随着SD扩展浓度的增加,AWdo也随之降低。我们推测,在高S/D延伸浓度装置中,增加载流子浓度的筛选作用可以缓解由表面态产生引起的S/D延伸阻力的增加。我们已经证明,更高浓度的SD扩展器件在饱和漏极电流、负载电容驱动性和热摄像机可靠性方面具有优越的特性,这似乎是高性能亚四分之一微米CMOS电路的前景。参考
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
In/sub 0.29/Al/sub 0.71/As/In/sub 0.3/Ga/sub 0.7/As heterostructure devices grown on GaAs substrates with a metamorphic buffer design Ultra-high-speed rapid single-flux-quantum digital circuits. using a planarized-niobium-trilaver josephson junction technology High-brightness green light-emitting diodes Technology for monolithic integration of ridge-guided quantum well lasers and AlGaAs/GaAs/AlGaAs-HEMT electronics Resonant-cavity light emitting diodes with organic semiconductors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1