Satish S. Bhairannawar, Rajath Kumar, Varsha Mirji, P. Sindhu
{"title":"FPGA implementation of face recognition system using efficient 5/3 2D-lifting scheme","authors":"Satish S. Bhairannawar, Rajath Kumar, Varsha Mirji, P. Sindhu","doi":"10.1109/VLSI-SATA.2016.7593025","DOIUrl":null,"url":null,"abstract":"Face recognition is gaining more importance in today's real world for automated transactions. In this paper, we propose FPGA Implementation of Face Recognition System using Efficient 5/3 2D-Lifting scheme. The database image of FVC-2004 DB3_A is resized to 256×256 pixels. The resized image is convolved with 3×3 Gaussian mask kernels to remove high frequency edges, which improves matching accuracy. The proposed 5/3 2D-Lift DWT is used to extract LL band features of 128×128 coefficients. Similarly, the test image LL band features are extracted and are compared with LL band features of database image using Euclidean distance classifier for accurate matching. The proposed face recognition architecture is implemented on Virtex5 xc5vlx110-2ff676 board. It is observed that the performance parameters such as area and speed are better compared to existing architectures.","PeriodicalId":328401,"journal":{"name":"2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA)","volume":"293 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-SATA.2016.7593025","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
Face recognition is gaining more importance in today's real world for automated transactions. In this paper, we propose FPGA Implementation of Face Recognition System using Efficient 5/3 2D-Lifting scheme. The database image of FVC-2004 DB3_A is resized to 256×256 pixels. The resized image is convolved with 3×3 Gaussian mask kernels to remove high frequency edges, which improves matching accuracy. The proposed 5/3 2D-Lift DWT is used to extract LL band features of 128×128 coefficients. Similarly, the test image LL band features are extracted and are compared with LL band features of database image using Euclidean distance classifier for accurate matching. The proposed face recognition architecture is implemented on Virtex5 xc5vlx110-2ff676 board. It is observed that the performance parameters such as area and speed are better compared to existing architectures.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
