A 90Gb/s 2:1 multiplexer IC in InP-based HEMT technology

Toshihide Suzuki, Y. Nakasha, Tsuyoshi Takahashi, K. Makiyama, Kenji Imanishi, Tatsuya Hirose, Yuu Watanabe
{"title":"A 90Gb/s 2:1 multiplexer IC in InP-based HEMT technology","authors":"Toshihide Suzuki, Y. Nakasha, Tsuyoshi Takahashi, K. Makiyama, Kenji Imanishi, Tatsuya Hirose, Yuu Watanabe","doi":"10.1109/ISSCC.2002.993001","DOIUrl":null,"url":null,"abstract":"A 90Gb/s 2:1 multiplexer IC uses 0.13/spl mu/m-gate InP-based HEMT technology. Parallel 2-ch input data are serialized. The differential outputs are 0.7V/sub pp/. The 1.9/spl times/1.8mm/sup 2/ die consumes 1.3W from a -5.2V supply.","PeriodicalId":423674,"journal":{"name":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","volume":"108 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"25","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2002.993001","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 25

Abstract

A 90Gb/s 2:1 multiplexer IC uses 0.13/spl mu/m-gate InP-based HEMT technology. Parallel 2-ch input data are serialized. The differential outputs are 0.7V/sub pp/. The 1.9/spl times/1.8mm/sup 2/ die consumes 1.3W from a -5.2V supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于inp的HEMT技术的90Gb/s 2:1多路复用IC
90Gb/s 2:1多路复用IC采用0.13/spl mu/m栅极基于inp的HEMT技术。并行的2-ch输入数据被序列化。差分输出为0.7V/sub / pp/。1.9/spl倍/1.8mm/sup 2/晶片从-5.2V电源消耗1.3W。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Implementation of a third-generation 1.1GHz 64b microprocessor A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32 b PowerPC processor A highly-integrated tri-band/quad-mode SiGe BiCMOS RF-to-baseband receiver for wireless CDMA/WCDMA/AMPS applications with GPS capability A low-power RISC microprocessor using dual PLLs in a 0.13 /spl mu/m SOI technology with copper interconnect and low-k BEOL dielectric A 27 mW GPS radio in 0.35 /spl mu/m CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1