A 50MHz–lGHz wideband low noise amplifier in 130nm CMOS technology

Henrique Luiz Andrade Pimentel, S. Bampi
{"title":"A 50MHz–lGHz wideband low noise amplifier in 130nm CMOS technology","authors":"Henrique Luiz Andrade Pimentel, S. Bampi","doi":"10.1109/SBCCI.2012.6344428","DOIUrl":null,"url":null,"abstract":"This paper presents the design of a differential wideband LNA with inherent limitations of low noise figure in a large frequency range using a commercial 130nm RF CMOS process. This circuit is to be applied to IEEE 802.22 Cognitive Radio (CR) applications. The design is based on the noise-canceling technique, with an inductorless solution, showing that this technique effectively reduces the noise figure over the desired frequency range with moderate power consumption and a small die area. The wideband LNA covers the frequency range from 50MHz to 1GHz, achieving a noise figure of 3dB to 4dB, a gain of 11dB to 12dB, and an input/output return loss lower than -12dB. The input IP3 and input P1dB at 580MHz are above 0dBm and - 10dBm, respectively. It consumes 46.5mW from a 1.5V supply and occupies an active area of 0.056mm2.","PeriodicalId":311528,"journal":{"name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"135 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SBCCI.2012.6344428","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

This paper presents the design of a differential wideband LNA with inherent limitations of low noise figure in a large frequency range using a commercial 130nm RF CMOS process. This circuit is to be applied to IEEE 802.22 Cognitive Radio (CR) applications. The design is based on the noise-canceling technique, with an inductorless solution, showing that this technique effectively reduces the noise figure over the desired frequency range with moderate power consumption and a small die area. The wideband LNA covers the frequency range from 50MHz to 1GHz, achieving a noise figure of 3dB to 4dB, a gain of 11dB to 12dB, and an input/output return loss lower than -12dB. The input IP3 and input P1dB at 580MHz are above 0dBm and - 10dBm, respectively. It consumes 46.5mW from a 1.5V supply and occupies an active area of 0.056mm2.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于130nm CMOS技术的50MHz-lGHz宽带低噪声放大器
本文采用商用130nm射频CMOS工艺,设计了一种在大频率范围内具有低噪声系数固有局限性的差分宽带LNA。该电路将应用于IEEE 802.22认知无线电(CR)应用。该设计基于降噪技术,采用无电感解决方案,表明该技术有效地降低了所需频率范围内的噪声系数,功耗适中,模具面积小。宽带LNA覆盖50MHz至1GHz的频率范围,噪声系数为3dB至4dB,增益为11dB至12dB,输入/输出回波损耗低于-12dB。580MHz时的输入IP3和输入P1dB分别大于0dBm和- 10dBm。它从1.5V电源消耗46.5mW,占用0.056mm2的有效面积。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Differential mixer with NMOS/PMOS stack at switching stage A 50MHz–lGHz wideband low noise amplifier in 130nm CMOS technology Return-to-one protocol for reducing static power in C-elements of QDI circuits employing m-of-n codes FPGA design for real time flaw detection on edges using the LEDges technique Power consumption reduction in MPSoCs through DFS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1