The SPICE FET models: pitfalls and prospects (Are you an educated model consumer?)

D. Foty
{"title":"The SPICE FET models: pitfalls and prospects (Are you an educated model consumer?)","authors":"D. Foty","doi":"10.1109/DAC.1996.545570","DOIUrl":null,"url":null,"abstract":"Although they are very important for design success, the basic structure of the analytical FET models available in the SPICE circuit simulator have received little attention from the circuit design community. However, a number of factors are forcing a change in this situation, The rapid growth of analog and signal processing applications, along with mixed digital/analog functions on the same integrated circuit, are forcing renewed interest in the details of the FET models. These designs require more stringent model accuracy, and it has been found that FET models which were \"good enough\" for digital circuit design are inadequate in these new cases. In addition, the increasing use of low power technology has also begun to impose a greater need for accuracy. Finally, with the growth of the fabless design industry, the designers and their fabrication facilities are separated in both the geographic and business senses. It behooves the circuit designer to take a more detailed interest in the models which are provided, as these models serve as the critical communication \"vehicle\" between a circuit designer and the foundry. This paper reviews the current \"state of the art\" of analytical FET modeling in SPICE. The target audience is the circuit design user of these models.","PeriodicalId":152966,"journal":{"name":"33rd Design Automation Conference Proceedings, 1996","volume":"499 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"33rd Design Automation Conference Proceedings, 1996","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DAC.1996.545570","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Although they are very important for design success, the basic structure of the analytical FET models available in the SPICE circuit simulator have received little attention from the circuit design community. However, a number of factors are forcing a change in this situation, The rapid growth of analog and signal processing applications, along with mixed digital/analog functions on the same integrated circuit, are forcing renewed interest in the details of the FET models. These designs require more stringent model accuracy, and it has been found that FET models which were "good enough" for digital circuit design are inadequate in these new cases. In addition, the increasing use of low power technology has also begun to impose a greater need for accuracy. Finally, with the growth of the fabless design industry, the designers and their fabrication facilities are separated in both the geographic and business senses. It behooves the circuit designer to take a more detailed interest in the models which are provided, as these models serve as the critical communication "vehicle" between a circuit designer and the foundry. This paper reviews the current "state of the art" of analytical FET modeling in SPICE. The target audience is the circuit design user of these models.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
SPICE FET模型:陷阱和前景(你是受过教育的模型消费者吗?)
虽然它们对于设计的成功非常重要,但SPICE电路模拟器中可用的分析场效应管模型的基本结构很少受到电路设计界的关注。然而,许多因素正在迫使这种情况发生变化,模拟和信号处理应用的快速增长,以及同一集成电路上的混合数字/模拟功能,正在迫使人们对FET模型的细节重新产生兴趣。这些设计需要更严格的模型精度,并且已经发现对于数字电路设计“足够好”的FET模型在这些新情况下是不够的。此外,越来越多地使用低功耗技术也开始对精度提出更高的要求。最后,随着无晶圆厂设计行业的发展,设计师和他们的制造设施在地理和商业意义上都是分开的。电路设计师应该对所提供的模型有更详细的兴趣,因为这些模型是电路设计师和代工厂之间关键的沟通“载体”。本文回顾了目前SPICE中分析场效应管建模的“最新进展”。目标受众是这些模型的电路设计用户。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The SPICE FET models: pitfalls and prospects (Are you an educated model consumer?) Early power exploration-a World Wide Web application [high-level design] On solving covering problems [logic synthesis] Tutorial: design of a logic synthesis system Using articulation nodes to improve the efficiency of finite-element based resistance extraction
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1