Modeling and optimization of Array Leakage in 3D NAND Flash Memory

Yuzi Song, Zhiliang Xia, Wen-yu Hua, F. Liu, Z. Huo
{"title":"Modeling and optimization of Array Leakage in 3D NAND Flash Memory","authors":"Yuzi Song, Zhiliang Xia, Wen-yu Hua, F. Liu, Z. Huo","doi":"10.1109/CICTA.2018.8706083","DOIUrl":null,"url":null,"abstract":"In this paper, complicated array leakage current of three-dimensional (3D) vertical channel NAND flash memory has been investigated and optimized. Monte Carlo simulation results show the design of channel hole layout, process variation of channel hole critical dimension are identified to the leakage issue. Experiment results show that the optimized layout, the elliptical outer hole profile and more uniform channel hole critical dimension lead to a significant leakage improvement.","PeriodicalId":186840,"journal":{"name":"2018 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"613 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICTA.2018.8706083","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper, complicated array leakage current of three-dimensional (3D) vertical channel NAND flash memory has been investigated and optimized. Monte Carlo simulation results show the design of channel hole layout, process variation of channel hole critical dimension are identified to the leakage issue. Experiment results show that the optimized layout, the elliptical outer hole profile and more uniform channel hole critical dimension lead to a significant leakage improvement.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
3D NAND闪存阵列泄漏建模与优化
本文对三维(3D)垂直通道NAND闪存的复杂阵列漏电流进行了研究和优化。蒙特卡罗仿真结果表明,设计的通道孔布局、工艺变化的通道孔的临界尺寸是确定泄漏问题。实验结果表明,优化后的布置、椭圆的外孔轮廓和更均匀的通道孔临界尺寸显著改善了泄漏量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Agile Automatic Frequency Calibration Technique for PLL A Selector with Special Design for High on-current and Selectivity A Novel Architecture of ECC Coprocessor for STT-MRAM Based Smart Card Chip The Design Techniques for High-Speed PAM4 Clock and Data Recovery A Low-power Computer Vision Engine for Video Surveillance
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1