LNFET device with 325/475GHz $f_{\mathrm{T}}/f_{\text{MAX}}$ and 0.47dB NFMIN at 20GHz for SATCOM applications in 45nm PDSOI CMOS

S. Khokale, T. Ethirajan, H. K. Kakara, B. humphrey, K. Shanbhag, V. Vanukuru, V. Jain, S. Jai
{"title":"LNFET device with 325/475GHz $f_{\\mathrm{T}}/f_{\\text{MAX}}$ and 0.47dB NFMIN at 20GHz for SATCOM applications in 45nm PDSOI CMOS","authors":"S. Khokale, T. Ethirajan, H. K. Kakara, B. humphrey, K. Shanbhag, V. Vanukuru, V. Jain, S. Jai","doi":"10.1109/RFIC54546.2022.9863114","DOIUrl":null,"url":null,"abstract":"An experimental low noise FET (LNFET) device is presented in this paper with $f_{\\mathrm{T}}/f_{\\text{MAX}}$ of 325/475GHz. To authors' knowledge, this is the highest reported $f_{\\text{MAX}}$ for a CMOS device. The device was demonstrated on a 45 nm partially depleted Silicon on insulator (PDSOI) CMOS wafer for low noise amplifier (LNA) design. The device has been developed for Ku/K/Ka-band applications in SATCOM (satellite communications) RF transceiver. It shows $\\sim 0.26/0.47/0.60\\ \\text{dB}$ NFMIN and $\\sim 20.1/17.8/16.6\\ \\text{dB}\\ \\text{MSG}$ at 12 / 20 / 26 GHz respectively. LNA reference circuits at 12GHz and 20GHz were designed using this device with an inductively degenerated source cascode. Measured data from the circuits show NF of $\\sim 0.82\\text{dB}$ at 12GHz and $\\sim 1.23\\text{dB}$ at 20GHz with 15.2dB and 12.3dB gain respectively. Measured NF is the lowest amongst recent silicon-based designs in these frequency bands.","PeriodicalId":415294,"journal":{"name":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC54546.2022.9863114","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

An experimental low noise FET (LNFET) device is presented in this paper with $f_{\mathrm{T}}/f_{\text{MAX}}$ of 325/475GHz. To authors' knowledge, this is the highest reported $f_{\text{MAX}}$ for a CMOS device. The device was demonstrated on a 45 nm partially depleted Silicon on insulator (PDSOI) CMOS wafer for low noise amplifier (LNA) design. The device has been developed for Ku/K/Ka-band applications in SATCOM (satellite communications) RF transceiver. It shows $\sim 0.26/0.47/0.60\ \text{dB}$ NFMIN and $\sim 20.1/17.8/16.6\ \text{dB}\ \text{MSG}$ at 12 / 20 / 26 GHz respectively. LNA reference circuits at 12GHz and 20GHz were designed using this device with an inductively degenerated source cascode. Measured data from the circuits show NF of $\sim 0.82\text{dB}$ at 12GHz and $\sim 1.23\text{dB}$ at 20GHz with 15.2dB and 12.3dB gain respectively. Measured NF is the lowest amongst recent silicon-based designs in these frequency bands.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有225 / 475ghz $f_{\ mathm {T}}/f_{\text{MAX}}$和0.47dB NFMIN的lnet器件,适用于45nm PDSOI CMOS的SATCOM应用
本文设计了一种低噪声场效应管(LNFET)实验器件,f_{\ mathm {T}}/f_{\text{MAX}}$频率为325/475GHz。据作者所知,这是CMOS器件报道的最高$f_{\text{MAX}}$。该器件在45 nm部分耗尽绝缘体硅(PDSOI) CMOS晶圆上进行了验证,用于低噪声放大器(LNA)设计。该装置已开发用于Ku/K/ ka波段的卫星通信射频收发器。它显示$\sim 0.26/0.47/0.60\ \text{dB}$ NFMIN和$\sim 20.1/17.8/16.6\ \text{dB}\ \text{MSG}$分别在12 / 20 / 26 GHz。利用该器件设计了12GHz和20GHz的LNA参考电路,并采用了电感退化源级联码。电路的实测数据显示,在12GHz和20GHz的增益分别为$\sim 0.82\text{dB}$和$\sim 1.23\text{dB}$,增益分别为15.2dB和12.3dB。在这些频带中,测量的NF是最近基于硅的设计中最低的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Compact Single Transformer Footprint Hybrid Current-Voltage Digital Doherty Power Amplifier A 4.2-9.2GHz Cryogenic Transformer Feedback Low Noise Amplifier with 4.5K Noise Temperature and Noise-Power Matching in 22nm CMOS FDSOI A 17 Gb/s 10.7 pJ/b 4FSK Transceiver System for Point to Point Communication in 65 nm CMOS A 60GHz Phased Array Transceiver Chipset in 45nm RF SOI Featuring Channel Aggregation Using HRM-Based Frequency Interleaving A 320μW Receiver with -58dB SIR Leveraging a Time-Varying N-Path Filter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1