{"title":"A method for the optimization of a CMOS driven, center tap terminated (CTT) network in a shared bus design","authors":"F.J. Cericola, B. K. Bhattacharyya","doi":"10.1109/ECTC.1994.367598","DOIUrl":null,"url":null,"abstract":"In this paper, a theoretical method is described for the optimization of a CMOS driven, center tap terminated network. This method is verified by circuit simulations. In the simulations, we have assumed a 70 ohm characteristic impedance of the board interconnects and at the same time, n number of various loads connected at different points on that line. Each of these loads has some stub length that can vary from 1.0 inch to 1.5 inch depending on the packaging technology. The above example is a shared bus situation. This method will also work on other topologies as long as the effective characteristic impedance of that topology is less than Zmin, where Zmin is the minimum characteristic impedance that the CMOS driver can support for a given noise criteria.<<ETX>>","PeriodicalId":344532,"journal":{"name":"1994 Proceedings. 44th Electronic Components and Technology Conference","volume":"41 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1994 Proceedings. 44th Electronic Components and Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.1994.367598","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
In this paper, a theoretical method is described for the optimization of a CMOS driven, center tap terminated network. This method is verified by circuit simulations. In the simulations, we have assumed a 70 ohm characteristic impedance of the board interconnects and at the same time, n number of various loads connected at different points on that line. Each of these loads has some stub length that can vary from 1.0 inch to 1.5 inch depending on the packaging technology. The above example is a shared bus situation. This method will also work on other topologies as long as the effective characteristic impedance of that topology is less than Zmin, where Zmin is the minimum characteristic impedance that the CMOS driver can support for a given noise criteria.<>
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
