A novel high voltage bipolar technology featuring trench-isolated base

H. Kim, J. Jin, C. Jeoun, Y. Choi, B. Kwon, S. Lim, K. Choi
{"title":"A novel high voltage bipolar technology featuring trench-isolated base","authors":"H. Kim, J. Jin, C. Jeoun, Y. Choi, B. Kwon, S. Lim, K. Choi","doi":"10.1109/ISPSD.1994.583748","DOIUrl":null,"url":null,"abstract":"In this paper, we present a novel bipolar technology featuring the trench-isolated base. When employed for a conventional 2 /spl mu/m process, the trench isolation reduces both the surface leakage and current gain of the parasitic lateral pnp transistor by at least one order, which results in the improvement of the punchthrough-induced breakdown behavior by almost a factor of two. The depletion capacitance is also diminished by about 60% thanks to the decrease of the effective base-collector junction area, suggesting that the trench isolation is a viable approach even for high frequency as well as for high voltage applications.","PeriodicalId":405897,"journal":{"name":"Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1994-05-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 6th International Symposium on Power Semiconductor Devices and Ics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1994.583748","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, we present a novel bipolar technology featuring the trench-isolated base. When employed for a conventional 2 /spl mu/m process, the trench isolation reduces both the surface leakage and current gain of the parasitic lateral pnp transistor by at least one order, which results in the improvement of the punchthrough-induced breakdown behavior by almost a factor of two. The depletion capacitance is also diminished by about 60% thanks to the decrease of the effective base-collector junction area, suggesting that the trench isolation is a viable approach even for high frequency as well as for high voltage applications.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种新型的沟槽隔离基极高压双极技术
在本文中,我们提出了一种新的双极技术,其特点是沟槽隔离基。当采用传统的2 /spl mu/m工艺时,沟槽隔离将寄生侧向pnp晶体管的表面泄漏和电流增益降低了至少一个数量级,从而将击穿诱发击穿行为改善了近两倍。由于有效基极-集电极结面积的减少,耗尽电容也减少了约60%,这表明即使对于高频和高压应用,沟槽隔离也是一种可行的方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High temperature performance of dielectrically isolated LDMOSFET: characterization, simulation and analysis Improving the gate oxide integrity of very high voltage MCT and IGBT devices by external gettering of metal impurities A trench-gate LIGBT structure and two LMCT structures in SOI substrates Advanced power module using GaAs semiconductors, metal matrix composite packaging material, and low inductance design Improvement of the breakdown voltage of GaAs-FETs using low-temperature-grown GaAs insulator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1