Process Characterization and the Effect of Process Defects on Flip Chip Reliability

B. Lewis, Hilary Sasso
{"title":"Process Characterization and the Effect of Process Defects on Flip Chip Reliability","authors":"B. Lewis, Hilary Sasso","doi":"10.1115/imece1999-0916","DOIUrl":null,"url":null,"abstract":"\n Processing fine pitch flip chip devices continues to pose problems for packaging and manufacturing engineers. Optimizing process parameters such that defects are limited and long-term reliability of the assembly is increased can be a very tedious task. Parameters that effect the robustness of the process include the flux type and placement parameters. Ultimately, these process parameters can effect the long-term reliability of the flip chip assembly by either inhibiting or inducing process defects. Therefore, care is taken to develop a process that is robust enough to supply high yields and long term reliability, but still remains compatible with a standard surface mount technology process. This is where process optimization becomes most critical and difficult. What is the optimum height of the flux thin film used for a dip process? What force is required to insure that the solder bumps make contact with the pads? What are the limiting boundaries in which high yields and high reliabilities are achieved, while maintaining a streamlined, proven process?\n The following study evaluates a set of process parameters and their impact on process defects and reliability. The study evaluates process parameters including, flux type, flux application parameters, placement force and placement accuracy to determine their impact. Solder voiding, inadequate solder wetting, and crack propagation and delamination in the underfill layer are defects examined in the study. Assemblies will be subjected to liquid-to-liquid thermal shock testing (−55° C to 125°C) to determine failure modes due to the aforementioned defects. The results will show how changes in process parameters effect yield and reliability.","PeriodicalId":153178,"journal":{"name":"Electronics Manufacturing Issues","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-11-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electronics Manufacturing Issues","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1115/imece1999-0916","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Processing fine pitch flip chip devices continues to pose problems for packaging and manufacturing engineers. Optimizing process parameters such that defects are limited and long-term reliability of the assembly is increased can be a very tedious task. Parameters that effect the robustness of the process include the flux type and placement parameters. Ultimately, these process parameters can effect the long-term reliability of the flip chip assembly by either inhibiting or inducing process defects. Therefore, care is taken to develop a process that is robust enough to supply high yields and long term reliability, but still remains compatible with a standard surface mount technology process. This is where process optimization becomes most critical and difficult. What is the optimum height of the flux thin film used for a dip process? What force is required to insure that the solder bumps make contact with the pads? What are the limiting boundaries in which high yields and high reliabilities are achieved, while maintaining a streamlined, proven process? The following study evaluates a set of process parameters and their impact on process defects and reliability. The study evaluates process parameters including, flux type, flux application parameters, placement force and placement accuracy to determine their impact. Solder voiding, inadequate solder wetting, and crack propagation and delamination in the underfill layer are defects examined in the study. Assemblies will be subjected to liquid-to-liquid thermal shock testing (−55° C to 125°C) to determine failure modes due to the aforementioned defects. The results will show how changes in process parameters effect yield and reliability.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
制程表征及制程缺陷对倒装晶片可靠性的影响
加工细间距倒装芯片器件继续给封装和制造工程师带来问题。优化工艺参数以限制缺陷和提高装配的长期可靠性可能是一项非常繁琐的任务。影响工艺稳健性的参数包括焊剂类型和放置参数。最终,这些工艺参数可以通过抑制或诱导工艺缺陷来影响倒装芯片组装的长期可靠性。因此,需要注意开发一种足够强大的工艺,以提供高产量和长期可靠性,但仍然与标准表面贴装技术工艺兼容。这就是流程优化变得最关键和最困难的地方。用于浸渍工艺的通量薄膜的最佳高度是多少?需要多大的力才能保证焊料凸起与焊盘接触?在保持流线型、经过验证的流程的同时,实现高产量和高可靠性的限制界限是什么?下面的研究评估了一组工艺参数及其对工艺缺陷和可靠性的影响。该研究评估了工艺参数,包括助焊剂类型、助焊剂应用参数、贴片力和贴片精度,以确定它们的影响。研究中检查的缺陷包括焊料空洞、焊料润湿不足、下填充层的裂纹扩展和分层。组件将进行液对液热冲击测试(- 55°C至125°C),以确定由上述缺陷引起的失效模式。结果将显示工艺参数的变化对良率和可靠性的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Integrated Transient Thermal and Mechanical Analysis of Molded PBGA Packages During Thermal Shock Constitutive and Cyclic Damage Model of 63Sn-37Pb Solder Thermal Issues That Arise due to Manufacturing Processes: Evaluation and Measurement Techniques Process Characterization and the Effect of Process Defects on Flip Chip Reliability Computational Model for Free Abrasive Machining of Brittle Silicon Using a Wiresaw
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1