A high-PSRR ADPLL with self-regulated GRO TDC and DCO-dedicated voltage regulator

Yanfeng Li, Yutao Liu, W. Rhee, Zhihua Wang
{"title":"A high-PSRR ADPLL with self-regulated GRO TDC and DCO-dedicated voltage regulator","authors":"Yanfeng Li, Yutao Liu, W. Rhee, Zhihua Wang","doi":"10.1109/VLSI-DAT.2015.7114499","DOIUrl":null,"url":null,"abstract":"This paper describes a PSRR enhancing method for the all-digital phase-locked loop (ADPLL) by utilizing a self-regulated gated ring-oscillator (SR-GRO) time-to-digital converter (TDC) and a voltage regulator just for a digitally-controlled oscillator (DCO). The SR-GRO employs a replica supply noise monitoring circuit which tracks supply noise and enables feed-forward error cancellation over broad spectrum. A prototype ADPLL implemented in 65nm CMOS achieves >25dB PSRR when 100mVpp 1MHz supply noise is injected to both the TDC and the DCO. Experimental results show that the SR-GRO TDC can also suppress the supply coupling induced phase noise.","PeriodicalId":369130,"journal":{"name":"VLSI Design, Automation and Test(VLSI-DAT)","volume":"59 S1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"VLSI Design, Automation and Test(VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2015.7114499","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes a PSRR enhancing method for the all-digital phase-locked loop (ADPLL) by utilizing a self-regulated gated ring-oscillator (SR-GRO) time-to-digital converter (TDC) and a voltage regulator just for a digitally-controlled oscillator (DCO). The SR-GRO employs a replica supply noise monitoring circuit which tracks supply noise and enables feed-forward error cancellation over broad spectrum. A prototype ADPLL implemented in 65nm CMOS achieves >25dB PSRR when 100mVpp 1MHz supply noise is injected to both the TDC and the DCO. Experimental results show that the SR-GRO TDC can also suppress the supply coupling induced phase noise.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有自调节GRO TDC和dco专用稳压器的高psrr ADPLL
本文介绍了一种利用自调节门控环振荡器(SR-GRO)时数转换器(TDC)和仅用于数字控制振荡器(DCO)的稳压器增强全数字锁相环(ADPLL) PSRR的方法。SR-GRO采用复制电源噪声监测电路,跟踪电源噪声,并在广谱范围内实现前馈误差消除。当向TDC和DCO注入100mVpp的1MHz电源噪声时,采用65nm CMOS实现的ADPLL原型可实现>25dB PSRR。实验结果表明,SR-GRO TDC还能抑制电源耦合引起的相位噪声。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 127 fJ/conv. continuous-time delta-sigma modulator with a DWA-embedded two-step time-domain quantizer Biomedical devices and instruments for point-of-care diagnosis Cost challenges on the way to the Internet of Things An in-pixel equalizer with kTC noise cancellation and FPN reduction for time-of-flight CMOS image sensor A dual-edge sampling CES delay-locked loop based clock and data recovery circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1