J. Macias-Montero, H. Yan, A. Akhnoukh, L. D. Vreede, J. Long, J. López-Villegas, J. Pekarik
{"title":"A 19GHz, 250pJ/bit non-linear BPSK demodulator in 90nm CMOS","authors":"J. Macias-Montero, H. Yan, A. Akhnoukh, L. D. Vreede, J. Long, J. López-Villegas, J. Pekarik","doi":"10.1109/ESSCIRC.2009.5325959","DOIUrl":null,"url":null,"abstract":"A low-complexity binary phase shift keying (BPSK) demodulator realizes ultra-low power operation without external components. Second harmonic injection-locking followed by analog multiplication is employed to recover data from a 19GHz BPSK-modulated carrier. Measured bit error rate (BER) at 10Mbps for the 0.35mm2 testchip in 90nm CMOS is comparable to classical DBPSK detection. The prototype demodulator consumes just 2.5mW at 0.8V, or 250pJ/bit.","PeriodicalId":258889,"journal":{"name":"2009 Proceedings of ESSCIRC","volume":"37 ","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-11-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Proceedings of ESSCIRC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2009.5325959","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
A low-complexity binary phase shift keying (BPSK) demodulator realizes ultra-low power operation without external components. Second harmonic injection-locking followed by analog multiplication is employed to recover data from a 19GHz BPSK-modulated carrier. Measured bit error rate (BER) at 10Mbps for the 0.35mm2 testchip in 90nm CMOS is comparable to classical DBPSK detection. The prototype demodulator consumes just 2.5mW at 0.8V, or 250pJ/bit.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
