An automated tool for chip-scale ESD network exploration and verification

Benjamin Viale, M. Fer, L. Courau, P. Galy, B. Jacquier, J. Lescot, B. Allard
{"title":"An automated tool for chip-scale ESD network exploration and verification","authors":"Benjamin Viale, M. Fer, L. Courau, P. Galy, B. Jacquier, J. Lescot, B. Allard","doi":"10.1109/EOSESD.2016.7592551","DOIUrl":null,"url":null,"abstract":"This paper describes a tool for full-chip static ESD (ElectroStatic Discharge) verification called ESD IP Explorer. The tool feasibility is first demonstrated on a 64-pin custom R&D testchip. Its scalability is tested in a second example involving a 138mm2 3,066-bump prototype, which basic verification is performed in less than 8 hours. Both examples are in 28nm UTBB (Ultra-thin-body and BOX - Buried Oxide) FD-SOI High-K metal gate technology. More advanced static verification features are finally discussed.","PeriodicalId":239756,"journal":{"name":"2016 38th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","volume":"1 4","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 38th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EOSESD.2016.7592551","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper describes a tool for full-chip static ESD (ElectroStatic Discharge) verification called ESD IP Explorer. The tool feasibility is first demonstrated on a 64-pin custom R&D testchip. Its scalability is tested in a second example involving a 138mm2 3,066-bump prototype, which basic verification is performed in less than 8 hours. Both examples are in 28nm UTBB (Ultra-thin-body and BOX - Buried Oxide) FD-SOI High-K metal gate technology. More advanced static verification features are finally discussed.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
芯片级ESD网络勘探和验证的自动化工具
本文介绍了一种全芯片静电放电(ESD)验证工具——ESD IP Explorer。该工具的可行性首先在64引脚定制研发测试芯片上进行了验证。其可扩展性在第二个示例中进行了测试,该示例涉及138mm2 3,066个凸起原型,其基本验证在不到8小时的时间内完成。这两个例子都采用了28nm UTBB(超薄体和BOX -埋氧化物)FD-SOI高k金属栅极技术。最后讨论了更高级的静态验证特性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
From quasi-static to transient system level ESD simulation: Extraction of turn-on elements Gun tests of a USB3 host controller board Gain-product in pnpn-structures at high current densities and the impact on the IV-characteristic Novel insights into the power-off and power-on transient performance of power-rail ESD clamp circuit An automated tool for chip-scale ESD network exploration and verification
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1