A New Self-Aligned NAND Type SONOS Flash Memory with High Scaling Abilities, Fast Programming/Erase Speeds and Good Data Retention Performances

C. Kuo, E. Yang, W. Wong, C. Chao, Chih-Kai Kang, Li-Wei Liu, Tzung-Bin Huang, L. Kuo, Shi-Hsien Chen, Houng-Chi Wei, H. Hwang, S. Pittikoun
{"title":"A New Self-Aligned NAND Type SONOS Flash Memory with High Scaling Abilities, Fast Programming/Erase Speeds and Good Data Retention Performances","authors":"C. Kuo, E. Yang, W. Wong, C. Chao, Chih-Kai Kang, Li-Wei Liu, Tzung-Bin Huang, L. Kuo, Shi-Hsien Chen, Houng-Chi Wei, H. Hwang, S. Pittikoun","doi":"10.1109/NVMT.2006.378868","DOIUrl":null,"url":null,"abstract":"In this paper, we will propose a new NAND type SONOS cell structure with high efficiency Source Side Injection programming and F-N erase. This cell is characterized in high scaling abilities, fast program/erase speeds and very satisfactory data retention performances. In consideration of the threshold voltage saturation of the SONOS cell during erase, we use the modified erase bias configuration, DSPE (decrement step pulse erase), to speed up the erase operation and enlarge the memory window without adding any process complexities. To further improve the erase speed, p+-poly gate has firstly been utilized on our NAND type SONOS cell. From our experimental results, p+-poly gate not only prolongs erase threshold voltage saturation to the longer time but improves charge loss characteristics. Instead of traditional threshold voltage extrapolations from short to long time, we applied the time constant model to predict concrete threshold voltage values with various baking time and temperatures.","PeriodicalId":263387,"journal":{"name":"2006 7th Annual Non-Volatile Memory Technology Symposium","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 7th Annual Non-Volatile Memory Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NVMT.2006.378868","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper, we will propose a new NAND type SONOS cell structure with high efficiency Source Side Injection programming and F-N erase. This cell is characterized in high scaling abilities, fast program/erase speeds and very satisfactory data retention performances. In consideration of the threshold voltage saturation of the SONOS cell during erase, we use the modified erase bias configuration, DSPE (decrement step pulse erase), to speed up the erase operation and enlarge the memory window without adding any process complexities. To further improve the erase speed, p+-poly gate has firstly been utilized on our NAND type SONOS cell. From our experimental results, p+-poly gate not only prolongs erase threshold voltage saturation to the longer time but improves charge loss characteristics. Instead of traditional threshold voltage extrapolations from short to long time, we applied the time constant model to predict concrete threshold voltage values with various baking time and temperatures.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种新型自对准NAND型SONOS闪存,具有高缩放能力,快速编程/擦除速度和良好的数据保留性能
在本文中,我们将提出一种新的NAND型SONOS单元结构,具有高效率的源端注入编程和F-N擦除。该单元具有高扩展能力,快速编程/擦除速度和非常令人满意的数据保留性能。考虑到SONOS单元在擦除过程中的阈值电压饱和,我们使用改进的擦除偏置配置DSPE(递减阶跃脉冲擦除)来加快擦除操作并扩大存储窗口,而不增加任何处理复杂性。为了进一步提高擦除速度,我们首次在NAND型SONOS单元上使用了p+-poly栅极。从我们的实验结果来看,p+-聚栅极不仅延长了擦除阈值电压饱和时间,而且改善了电荷损失特性。采用时间常数模型对不同烘烤时间和温度下的混凝土阈值电压进行预测,取代了传统的从短时间到长时间的阈值电压外推。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Unique Challenges and Solutions in CMOS Compatible NVM A Low Power Non-Volatile Memory Element Based on Copper in Deposited Silicon Oxide Switching Properties in Spin Transper Torque MRAM with sub-5Onm MTJ size A New Self-Aligned NAND Type SONOS Flash Memory with High Scaling Abilities, Fast Programming/Erase Speeds and Good Data Retention Performances A 4-Mbit Non-Volatile Chalcogenide-Random Access Memory Designed for Space Applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1