A MULTINEURO computer system by using high performance digital neuro processor

T. Saito, Y. Baba, K. Nakagawa, Y. Fuwa, Y. Shimokawa
{"title":"A MULTINEURO computer system by using high performance digital neuro processor","authors":"T. Saito, Y. Baba, K. Nakagawa, Y. Fuwa, Y. Shimokawa","doi":"10.1109/SICE.1995.526722","DOIUrl":null,"url":null,"abstract":"We have developed an accelerator device \"MULTINEURO-A\" which incorporates multiple processors (one master node and plural slave nodes) dedicated to neural network high-speed computing realized on an engineering workstation. Nodes are connected by two data paths, broadcast bus and ring bus. Processing speed is in proportion to the number of processors. It is built in two boards (master and slave) having 64 VLSI processors that offers to 1.5 billion connections per seconds. It processes forward/backward calculation of multilayer perceptron type neural networks, feedback type neural networks such as Hopfield model, and any other types by programming for parallel processing.","PeriodicalId":344374,"journal":{"name":"SICE '95. Proceedings of the 34th SICE Annual Conference. International Session Papers","volume":"77 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-07-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"SICE '95. Proceedings of the 34th SICE Annual Conference. International Session Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SICE.1995.526722","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We have developed an accelerator device "MULTINEURO-A" which incorporates multiple processors (one master node and plural slave nodes) dedicated to neural network high-speed computing realized on an engineering workstation. Nodes are connected by two data paths, broadcast bus and ring bus. Processing speed is in proportion to the number of processors. It is built in two boards (master and slave) having 64 VLSI processors that offers to 1.5 billion connections per seconds. It processes forward/backward calculation of multilayer perceptron type neural networks, feedback type neural networks such as Hopfield model, and any other types by programming for parallel processing.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用高性能数字神经处理器的multiineuro计算机系统
我们开发了一种集成了多个处理器(一个主节点和多个从节点)的加速装置“multi - euroa”,用于在工程工作站上实现神经网络高速计算。节点之间通过广播总线和环形总线两条数据路径连接。处理速度与处理器的数量成正比。它内置在两块板(主板和从板)上,拥有64个VLSI处理器,每秒提供15亿个连接。它通过编程并行处理多层感知器型神经网络、反馈型神经网络(如Hopfield模型)和任何其他类型的神经网络的前向/后向计算。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The poles placement for linear multivariable system using the single feedback controller Range finding with simultaneous projection of modulated patterns The linear-quadratic-Gaussian control design using an improved product formula of Walsh functions Idea generation supporting system based on FISM/fuzzy ETS-7, a rendezvous docking and space robot technology experiment satellite result of the engineering model development work
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1