T-REX, a blade packaging architecture for mainframe servers

G. Katopis, W. Becker, H. Harrer
{"title":"T-REX, a blade packaging architecture for mainframe servers","authors":"G. Katopis, W. Becker, H. Harrer","doi":"10.1109/epep.2003.1249988","DOIUrl":null,"url":null,"abstract":"In this paper we describe the application of the blade packaging concept to the z-series of e-servers. The advantages of such packaging architecture are highlighted and the challenges for the system performance are identified. The physical and electrical attributes of the five types of Buses required to support processing operating frequency of 1.2 GHz in an SMP (Symmetric Multi-Processing) architecture with up to 64 PU (Processing Units) are tabulated. The evolution of the I/O circuits for each of these Buses is described along with the Bus cycle time and bandwidth trends.","PeriodicalId":254477,"journal":{"name":"Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/epep.2003.1249988","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

In this paper we describe the application of the blade packaging concept to the z-series of e-servers. The advantages of such packaging architecture are highlighted and the challenges for the system performance are identified. The physical and electrical attributes of the five types of Buses required to support processing operating frequency of 1.2 GHz in an SMP (Symmetric Multi-Processing) architecture with up to 64 PU (Processing Units) are tabulated. The evolution of the I/O circuits for each of these Buses is described along with the Bus cycle time and bandwidth trends.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
T-REX,用于大型主机服务器的刀片封装架构
本文描述了刀片封装概念在z系列电子服务器中的应用。强调了这种封装体系结构的优点,并指出了系统性能面临的挑战。在多达64个PU (processing unit)的SMP (Symmetric Multi-Processing)架构中,支持1.2 GHz的处理工作频率所需的五种总线的物理和电气属性被制成表格。本文描述了每种总线的I/O电路的演变以及总线周期时间和带宽趋势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Modeling of non-ideal planes in stripline structures Generation of passive macromodels from transient port responses Power distribution analysis methodology for a multi-gigabit I/O interface Enforcing passivity for rational function based macromodels of tabulated data Laminate package trends for high-speed system interconnects
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1