A Capped Trimming Hard-Mask Patterning Technique for Integration of Nano-Devices and Conventional Integrated Circuits

Xusheng Wu, P. Chan, S. Zhang, M. Chan
{"title":"A Capped Trimming Hard-Mask Patterning Technique for Integration of Nano-Devices and Conventional Integrated Circuits","authors":"Xusheng Wu, P. Chan, S. Zhang, M. Chan","doi":"10.1109/EDSSC.2005.1635393","DOIUrl":null,"url":null,"abstract":"Capped trimming hard-mask (CTHM) patterning technique has been developed based on standard materials and processing equipments. By using the CTHM technique, sub-50nm feature sized pattern can be realized based on 0.5μm lithography technology. Imaging layer for capping and hard-mask layer shoul d have different etching selectivity and good contiguity to each other. Good control of trimming etching and hard-mask etching processes enable patterning of features with ultra-small dimension.","PeriodicalId":429314,"journal":{"name":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2005.1635393","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Capped trimming hard-mask (CTHM) patterning technique has been developed based on standard materials and processing equipments. By using the CTHM technique, sub-50nm feature sized pattern can be realized based on 0.5μm lithography technology. Imaging layer for capping and hard-mask layer shoul d have different etching selectivity and good contiguity to each other. Good control of trimming etching and hard-mask etching processes enable patterning of features with ultra-small dimension.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种用于纳米器件与传统集成电路集成的封顶修整硬掩模图像化技术
基于标准材料和加工设备,发展了封顶切边硬掩模(CTHM)制模技术。利用CTHM技术,可以在0.5μm光刻技术的基础上实现低于50nm的特征尺寸图案。封盖成像层和硬掩膜层应具有不同的蚀刻选择性和良好的相邻性。对切边蚀刻和硬掩膜蚀刻工艺的良好控制,使超小尺寸特征的图像化成为可能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low-voltage embedded RAMs in the nanometer era Design of a Fully Differential Gain-Boosted Folded-Cascode Op Amp with Settling Performance Optimization Technology Platform Based On Comprehensive Device Modeling For RF SoC Design A Simple Model for Channel Noise of Deep Submicron MOSFETs A Low Power CMOS Full-Band UWB Power Amplifier Using Wideband RLC Matching Method
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1