Firmware Generation Architecture for Memory BIST

D. Sargsyan
{"title":"Firmware Generation Architecture for Memory BIST","authors":"D. Sargsyan","doi":"10.1109/EWDTS.2018.8524853","DOIUrl":null,"url":null,"abstract":"The safety and reliability requirements for automotive SoCs are becoming stronger requiring more complex and flexible solutions. Hardware implementation of test algorithms in memory built-in self-test (BIST) scheme allows in-field testing only with predefined instructions which restricts flexibility of system test in mission mode. In this paper, firmware generation architecture for memory BIST is described which allows to control mission mode access to embedded memories and makes the in-field testing more flexible.","PeriodicalId":127240,"journal":{"name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","volume":"268 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE East-West Design & Test Symposium (EWDTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EWDTS.2018.8524853","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

The safety and reliability requirements for automotive SoCs are becoming stronger requiring more complex and flexible solutions. Hardware implementation of test algorithms in memory built-in self-test (BIST) scheme allows in-field testing only with predefined instructions which restricts flexibility of system test in mission mode. In this paper, firmware generation architecture for memory BIST is described which allows to control mission mode access to embedded memories and makes the in-field testing more flexible.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
内存BIST的固件生成体系结构
汽车soc的安全性和可靠性要求越来越高,需要更复杂和灵活的解决方案。内存内置自检(BIST)方案中测试算法的硬件实现只允许使用预先定义的指令进行现场测试,这限制了系统在任务模式下测试的灵活性。本文描述了一种用于内存测试的固件生成体系结构,该体系结构可以控制任务模式对嵌入式存储器的访问,使现场测试更加灵活。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Evolution of a Problem of the Hidden Faults in the Digital Components of Safety-Related Systens Design and Test Issues of a SOl CMOS Voltage Controlled Oscillators for Radiation Tolerant Frequency Synthesizers Methods of EVM Measurement and Calibration Algorithms for Measuring Instruments Design of Two-Valued and Multivalued Current Digital Adders Based on the Mathematical Tool of Linear Algebra System of Designing Test Programs and Modeling of the Memory Microcircuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1