Triple-mode photovoltaic power management: Achieving high efficiency against harvesting and load variability

2016 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2016-11-01 DOI:10.1109/ASSCC.2016.7844192

Jiangyi Li, Jae-sun Seo, I. Kymissis, Mingoo Seok

引用次数: 1

Abstract

We present a triple-mode energy-harvesting power management unit (PMU) that interfaces a photovoltaic (PV) cell and delivers a regulated supply (VLoad) of 0.45V while storing remaining energy in a 3V rechargeable battery. The objective is to maximize the end-to-end conversion efficiency of the PMU against the variabilities of harvested energy and load power dissipation. Specifically, it uses an intermediate energy-storage capacitor to minimize the involvement (charging or discharging) of a battery in the conversion process over time. The experiments show that the proposed PMU can achieve 2.2× higher end-to-end conversion efficiency than the conventional dual-mode architectures when faced with typical variabilities in harvested energy and load power dissipation.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

三模式光伏电源管理:实现对收获和负载可变性的高效率

我们提出了一种三模式能量收集电源管理单元(PMU)，它与光伏(PV)电池接口，提供0.45V的稳压电源(VLoad)，同时将剩余能量存储在3V可充电电池中。目标是最大限度地提高PMU的端到端转换效率，以应对收获的能量和负载功耗的变化。具体来说，它使用一个中间能量存储电容器，以最大限度地减少电池在转换过程中的参与(充电或放电)。实验表明，在接收能量和负载功耗存在典型变化的情况下，该PMU的端到端转换效率比传统双模架构高2.2倍。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)

自引率

0.00%

发文量

期刊最新文献

Copyright page Fractional-N DPLL based low power clocking architecture for 1–14 Gb/s multi-standard transmitter A 16–43 GHz low-noise amplifer with 2.5–4.0 dB noise figure A 12 bit 150 MS/s 1.5 mW SAR ADC with adaptive radix DAC in 40 nm CMOS A low-power calibration-free fractional-N digital PLL with high linear phase interpolator