Adaptive digital linearization of a DRP based edge transmitter for cellular handsets

K. Waheed, S. Ba
{"title":"Adaptive digital linearization of a DRP based edge transmitter for cellular handsets","authors":"K. Waheed, S. Ba","doi":"10.1109/MWSCAS.2007.4488676","DOIUrl":null,"url":null,"abstract":"The digital RF processor (DRP) based EDGE small- signal polar transmitter utilizes a highly non-linear digitally controlled pre-power amplifier (DPA) for on-chip combination of the amplitude and phase modulation paths. This complex signal drives an off-chip power amplifier (PA), optimized for power added efficiency (PAE), causing further degradation in the linearity of transmission. We propose an effective adaptive predistortion scheme that takes advantage of the time division duplex (TDD) nature of the EDGE modulation and uses the on-chip receiver as a feedback path during transmission. The proposed linearization technique features automatic calibration of nominal AM-AM and AM-PM look-up tables (LUT). The temporal variations primarily caused by temperature, aging, impedance and voltage changes are compensated by an incremental predistortion function that is periodically adapted using a low complexity iterative algorithm. The proposed predistortion technique improves the EDGE TX error vector magnitude (EVM) contribution from -20 dB (or 10%) in absence of predistortion to -67 dB (0.04%) while the adjacent channel power ratio (ACPR) at 400 kHz offset improves from -46 dBc to -69 dBc.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 50th Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2007.4488676","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

The digital RF processor (DRP) based EDGE small- signal polar transmitter utilizes a highly non-linear digitally controlled pre-power amplifier (DPA) for on-chip combination of the amplitude and phase modulation paths. This complex signal drives an off-chip power amplifier (PA), optimized for power added efficiency (PAE), causing further degradation in the linearity of transmission. We propose an effective adaptive predistortion scheme that takes advantage of the time division duplex (TDD) nature of the EDGE modulation and uses the on-chip receiver as a feedback path during transmission. The proposed linearization technique features automatic calibration of nominal AM-AM and AM-PM look-up tables (LUT). The temporal variations primarily caused by temperature, aging, impedance and voltage changes are compensated by an incremental predistortion function that is periodically adapted using a low complexity iterative algorithm. The proposed predistortion technique improves the EDGE TX error vector magnitude (EVM) contribution from -20 dB (or 10%) in absence of predistortion to -67 dB (0.04%) while the adjacent channel power ratio (ACPR) at 400 kHz offset improves from -46 dBc to -69 dBc.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于DRP的手机边缘发射机的自适应数字线性化
基于数字射频处理器(DRP)的EDGE小信号极性发射机利用高度非线性的数字控制前置功率放大器(DPA)进行片上幅度和相位调制路径的组合。该复杂信号驱动片外功率放大器(PA),优化功率附加效率(PAE),导致传输线性度进一步下降。我们提出了一种有效的自适应预失真方案,该方案利用EDGE调制的时分双工(TDD)特性,并在传输过程中使用片上接收器作为反馈路径。提出的线性化技术具有自动校准标称AM-AM和AM-PM查找表(LUT)的特点。主要由温度、老化、阻抗和电压变化引起的时间变化由增量预失真函数补偿,该函数使用低复杂度迭代算法进行周期性调整。提出的预失真技术将EDGE TX误差矢量幅度(EVM)的贡献从无预失真的-20 dB(或10%)提高到-67 dB(0.04%),而400 kHz偏移的相邻通道功率比(ACPR)从-46 dBc提高到-69 dBc。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Image coding based on regular cosine-modulated filter banks Low power interference-robust UWB Low Noise Amplifier in 0.18-μm CMOS technology Constraint-based verification of delta-sigma modulators using interval analysis Efficient simulation of jitter tolerance for all-digital data recovery circuits On the theoretical limits of noise-gain-mismatch tradeoff in the design of multi-stage cascaded transistor amplifiers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1