A bipolar monolithic analog subsystem for a 4½ digit A/D converter

K. Hareyama, K. Yoshimura, K. Murase
{"title":"A bipolar monolithic analog subsystem for a 4½ digit A/D converter","authors":"K. Hareyama, K. Yoshimura, K. Murase","doi":"10.1109/ISSCC.1977.1155623","DOIUrl":null,"url":null,"abstract":"A HIGHLY ACCURATE A/D convcrter has been required in data handling systems for a microprocessor and in digital multimeters. Responding to this recent demand, a CMOS monolithic structure has been widely employed in combination with the dual slope technique’ 7’. The CMOS process, however, places a limitation on the resolution of an A(D converter at 3% digits. In the dual slope technique, on the other hand, a feedback loop is constructed between the analog and the digital subsystems. This arrangement degrades the electrical isolation between the two systems.","PeriodicalId":416313,"journal":{"name":"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1977.1155623","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A HIGHLY ACCURATE A/D convcrter has been required in data handling systems for a microprocessor and in digital multimeters. Responding to this recent demand, a CMOS monolithic structure has been widely employed in combination with the dual slope technique’ 7’. The CMOS process, however, places a limitation on the resolution of an A(D converter at 3% digits. In the dual slope technique, on the other hand, a feedback loop is constructed between the analog and the digital subsystems. This arrangement degrades the electrical isolation between the two systems.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于4½的双极单片模拟子系统;数字A/D转换器
在微处理器和数字万用表的数据处理系统中,需要高精度的A/D转换器。为了响应这一最新需求,CMOS单片结构与双斜率技术“7”相结合已被广泛应用。然而,CMOS工艺限制了a (D)转换器3%数字的分辨率。另一方面,在双斜率技术中,在模拟子系统和数字子系统之间构建了一个反馈回路。这种安排降低了两个系统之间的电气隔离。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The pretuned module: An integrated millimeter wave oscillator A selection system for MNOS capacitor memories A 32 x 9 ECL dual address register using an interleaving cell technique A 16-bit monolithic I3L processor 4-GHz frequency division with GaAs MESFET ICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1