A CMOS VLSI delay oriented waveform converter dedicated to the synthesizer of an UMTS transceiver

Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169) Pub Date : 2001-05-09 DOI:10.1109/CICC.2001.929759

Anne Spataro, Y. Deval, Jean-Baptiste Bigueret, P. Fouillat, D. Belot

引用次数: 1

Abstract

In this paper we present a waveform converter implemented on a 0.25 /spl mu/m CMOS technology using a dedicated design methodology (delay oriented design). The circuit converts a square wave signal in both in-phase and quadrature-phase sinusoidal differential outputs. It also multiplies the frequency by seven. The output frequency range of this converter extends from 1.05 GHz up to 2.17 GHz. This converter is dedicated for the design of a third generation mobile phone synthesizer using a double loop architecture. For an output frequency of 2 GHz, the measured phase noise at 10 kHz offset from the carrier is -97 dBc/Hz. The circuit consumes 50 mW from a 2.5 V supply.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

专用于UMTS收发器合成器的CMOS VLSI面向延迟的波形转换器

在本文中，我们提出了一种采用专用设计方法(面向延迟设计)在0.25 /spl μ l /m CMOS技术上实现的波形转换器。该电路将方波信号转换为同相和正交相正弦差分输出。它也将频率乘以7。该变换器的输出频率范围从1.05 GHz扩展到2.17 GHz。该转换器专为使用双回路架构的第三代移动电话合成器设计。对于2 GHz的输出频率，在载波偏移10 kHz处测量到的相位噪声为-97 dBc/Hz。该电路从2.5 V电源消耗50 mW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169)

自引率

0.00%

发文量

期刊最新文献

A DSP based 10BaseT/100BaseTX Ethernet transceiver in a 1.8 V, 0.18 /spl mu/m CMOS technology Automatic amplitude control loop for a 2-V, 2.5-GHz LC-tank VCO A 2.4-GHz, 2.2-W, 2-V fully-integrated CMOS circular-geometry active-transformer power amplifier Modeling and analysis of manufacturing variations A 2.2 GHz CMOS VCO with inductive degeneration noise suppression