Power Integrity Analysis for High Current Digital Core & DDR Power and PDN Noise Impact on the LpDDR4 Timing Analysis for ADAS Automotive Application

Harini Manoharan, Frank Ebert
{"title":"Power Integrity Analysis for High Current Digital Core & DDR Power and PDN Noise Impact on the LpDDR4 Timing Analysis for ADAS Automotive Application","authors":"Harini Manoharan, Frank Ebert","doi":"10.1109/SPI57109.2023.10145552","DOIUrl":null,"url":null,"abstract":"Power Distribution Networks (PDNs) in high-speed applications are very important for proper functioning of the IC's. In this paper, the impact of VRM, PCB, IC package and DIE parasitic on PDN is analyzed and how to optimize the PCB in order to achieve the target impedance for high current requirements. The holistic signal integrity approach of considering the coupling of DDR power noise on the parallel interface, affecting the timing and eye quality is studied.","PeriodicalId":281134,"journal":{"name":"2023 IEEE 27th Workshop on Signal and Power Integrity (SPI)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2023-05-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE 27th Workshop on Signal and Power Integrity (SPI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPI57109.2023.10145552","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Power Distribution Networks (PDNs) in high-speed applications are very important for proper functioning of the IC's. In this paper, the impact of VRM, PCB, IC package and DIE parasitic on PDN is analyzed and how to optimize the PCB in order to achieve the target impedance for high current requirements. The holistic signal integrity approach of considering the coupling of DDR power noise on the parallel interface, affecting the timing and eye quality is studied.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
大电流数字核心的功率完整性分析& DDR功率和PDN噪声对ADAS汽车应用LpDDR4时序分析的影响
高速应用中的配电网络对集成电路的正常工作非常重要。本文分析了VRM、PCB、IC封装和DIE寄生对PDN的影响,以及如何优化PCB以达到高电流要求的目标阻抗。研究了考虑并行接口上DDR功率噪声耦合对时序和视质量影响的整体信号完整性方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Bandwidth Limits of Connector Wipe Stub for Reliable 224 Gbps Signaling Variability-Aware Modeling of Supply Induced Jitter in CMOS Inverters A Structured Krylov Subspace Projection Framework for Fast Power Integrity Verification Signal Integrity Analysis of Coupled Thin-Film Microstrip Lines (TFMSLs) Routing Length Impact on Differential Via Crosstalk Cancellation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1