A Test Generation Method for Data Paths Using Easily Testable Functional Time Expansion Models and Controller Augmentation

Tetsuya Masuda, Jun Nishimaki, Toshinori Hosokawa, H. Fujiwara
{"title":"A Test Generation Method for Data Paths Using Easily Testable Functional Time Expansion Models and Controller Augmentation","authors":"Tetsuya Masuda, Jun Nishimaki, Toshinori Hosokawa, H. Fujiwara","doi":"10.1109/ATS.2015.14","DOIUrl":null,"url":null,"abstract":"In recent years, various high-level test synthesis methods for data paths have been proposed for the improvement in design productivity and test cost reduction. Most of the approaches assume that controllers and data paths are isolated from each other, and hence the hardware overhead becomes large. On the other hand, the approach without separation of a controller and a data path usually decreases the testability. To resolve this problem, an approach that augments a controller by adding extra control functions to make a data path easily testable was proposed. However, the approach cannot always succeed in generating test sequences with high fault coverage if a general ATPG tool is used without knowing any information of augmented control functions. In this paper, we introduce \"easily testable functional time expansion models for data paths\", and propose a test generation method for data paths using easily testable functional time expansion models and controller augmentation such that easily testable functional time expansion models are controllable. Experimental results show the effectiveness of the proposed method for high level synthesis benchmark circuits.","PeriodicalId":256879,"journal":{"name":"2015 IEEE 24th Asian Test Symposium (ATS)","volume":"201 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 24th Asian Test Symposium (ATS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATS.2015.14","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

In recent years, various high-level test synthesis methods for data paths have been proposed for the improvement in design productivity and test cost reduction. Most of the approaches assume that controllers and data paths are isolated from each other, and hence the hardware overhead becomes large. On the other hand, the approach without separation of a controller and a data path usually decreases the testability. To resolve this problem, an approach that augments a controller by adding extra control functions to make a data path easily testable was proposed. However, the approach cannot always succeed in generating test sequences with high fault coverage if a general ATPG tool is used without knowing any information of augmented control functions. In this paper, we introduce "easily testable functional time expansion models for data paths", and propose a test generation method for data paths using easily testable functional time expansion models and controller augmentation such that easily testable functional time expansion models are controllable. Experimental results show the effectiveness of the proposed method for high level synthesis benchmark circuits.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种使用易于测试的功能时间展开模型和控制器扩展的数据路径测试生成方法
近年来,为了提高设计效率和降低测试成本,提出了各种高层次的数据路径测试综合方法。大多数方法假设控制器和数据路径彼此隔离,因此硬件开销变得很大。另一方面,不分离控制器和数据路径的方法通常会降低可测试性。为了解决这个问题,提出了一种通过增加额外的控制函数来增强控制器的方法,使数据路径易于测试。然而,如果使用通用的ATPG工具而不知道任何增强控制函数的信息,则该方法并不总是能够成功地生成具有高故障覆盖率的测试序列。本文引入了“易测试的数据路径函数时间展开模型”,提出了一种利用易测试的函数时间展开模型和控制器扩充的数据路径测试生成方法,使易测试的函数时间展开模型具有可控性。实验结果表明了该方法在高阶综合基准电路中的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan Test Infrastructure Development and Test Scheduling of 3D-Stacked ICs under Resource and Power Constraints A Soft Error Resilient Low Leakage SRAM Cell Design Optimized Selection of Frequencies for Faster-Than-at-Speed Test Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1