A 3 V 10 b 100 MS/s digital-to-analog converter for cable modem applications

Jin Park, Seung-Chul Lee, Jin-Sik Yoon, Seunghoon Lee
{"title":"A 3 V 10 b 100 MS/s digital-to-analog converter for cable modem applications","authors":"Jin Park, Seung-Chul Lee, Jin-Sik Yoon, Seunghoon Lee","doi":"10.1109/APASIC.2000.896944","DOIUrl":null,"url":null,"abstract":"This paper describes a 10 b 100 MS/s CMOS digital-to-analog converter (DAC) for cable modem applications. Differential switches with the proposed deglitching circuit and the cascode current sources, separated from the unit decoded current cell matrix improve the dynamic performance. The proposed and conventional prototype DAC's are fabricated in a 0.35 /spl mu/m CMOS process. The measured differential and integral nonlinearities of the proposed DAC shows /spl plusmn/0.17 LSB and /spl plusmn/0.43 LSB at a 10b level, respectively. At 100 MS/s, the spurious-free dynamic range is 66 dB for a 100 kHz input signal and 52 dB for a 10 MHz input signal.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896944","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper describes a 10 b 100 MS/s CMOS digital-to-analog converter (DAC) for cable modem applications. Differential switches with the proposed deglitching circuit and the cascode current sources, separated from the unit decoded current cell matrix improve the dynamic performance. The proposed and conventional prototype DAC's are fabricated in a 0.35 /spl mu/m CMOS process. The measured differential and integral nonlinearities of the proposed DAC shows /spl plusmn/0.17 LSB and /spl plusmn/0.43 LSB at a 10b level, respectively. At 100 MS/s, the spurious-free dynamic range is 66 dB for a 100 kHz input signal and 52 dB for a 10 MHz input signal.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于电缆调制解调器应用的3v 10b 100ms /s数模转换器
本文介绍了一种用于电缆调制解调器应用的10b100ms /s CMOS数模转换器(DAC)。差分开关的除毛刺电路和级联码电流源,从单元解码电流单元矩阵中分离出来,提高了动态性能。所提出的和传统的原型DAC是在0.35 /spl mu/m的CMOS工艺中制造的。所提出的DAC的测量微分和积分非线性分别显示在10b水平下/spl plusmn/0.17 LSB和/spl plusmn/0.43 LSB。在100 MS/s时,100 kHz输入信号的无杂散动态范围为66 dB, 10 MHz输入信号的无杂散动态范围为52 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A hybrid-level multi-phase charge-recycler with reduced number of external capacitors for low-power LCD column drivers A new VLSI design for adaptive frequency-detection based on the active oscillator A self-timed wave pipelined adder using data align method A dynamic logic circuit embedded flip-flop for ASIC design A 2-V CMOS 455 kHz FM/FSK demodulator using feedforward offset cancellation limiting amplifier
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1