ReRAM Switching Performance based on Single-Walled Carbon Nanotubes Wire Electrode

Dong-Yul Jang, Beomso Jo, Y. L. Kim, M. Kwon
{"title":"ReRAM Switching Performance based on Single-Walled Carbon Nanotubes Wire Electrode","authors":"Dong-Yul Jang, Beomso Jo, Y. L. Kim, M. Kwon","doi":"10.1109/ICEIC57457.2023.10049931","DOIUrl":null,"url":null,"abstract":"From the past, the occurrence of bottlenecks in memory/computation functions has been a problem for Von Neumann architecture. As the demand for computing and data storage increases, it is necessary to develop high-performance memory to overcome the limitations of operating speed and low power consumption. Recently, neuromorphic systems have been in the spotlight with computing technology that imitates the human brain. Neuromorphic architecture can be an important factor in implementing spike neural network (SNN) – based system hardware with human synaptic learning. Among the candidates for neuromorphic memory systems, resistive random-access memory (ReRAM) is attracting attention for its simple structure and easy design with silicon-based CMOS technology. By spike timing dependent plasticity (STDP), known as the learning rule of synapses, the change in the weight of synapses is equal to the change in the resistance of the synaptic ReRAM device.Therefore, this study proposed a nano-wire electrode based non-volatile synaptic devices with metal-CNTs-oxide-Si (MCOS) structure by synthesizing single-walled carbon nanotubes (SWCNTs). SWCNTs have excellent electrical properties as they include higher conductivity than copper and have carrier mobility than Si. As the top electrode wire was applied as SWCNTs, the leakage current was reduced, and the high switching performance was shown through self-integration of each cell. Ultimately, it will be an important parameter of device implementation that improves the reliability of memory and the stability of conductance filament (CF).","PeriodicalId":373752,"journal":{"name":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-02-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 International Conference on Electronics, Information, and Communication (ICEIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEIC57457.2023.10049931","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

From the past, the occurrence of bottlenecks in memory/computation functions has been a problem for Von Neumann architecture. As the demand for computing and data storage increases, it is necessary to develop high-performance memory to overcome the limitations of operating speed and low power consumption. Recently, neuromorphic systems have been in the spotlight with computing technology that imitates the human brain. Neuromorphic architecture can be an important factor in implementing spike neural network (SNN) – based system hardware with human synaptic learning. Among the candidates for neuromorphic memory systems, resistive random-access memory (ReRAM) is attracting attention for its simple structure and easy design with silicon-based CMOS technology. By spike timing dependent plasticity (STDP), known as the learning rule of synapses, the change in the weight of synapses is equal to the change in the resistance of the synaptic ReRAM device.Therefore, this study proposed a nano-wire electrode based non-volatile synaptic devices with metal-CNTs-oxide-Si (MCOS) structure by synthesizing single-walled carbon nanotubes (SWCNTs). SWCNTs have excellent electrical properties as they include higher conductivity than copper and have carrier mobility than Si. As the top electrode wire was applied as SWCNTs, the leakage current was reduced, and the high switching performance was shown through self-integration of each cell. Ultimately, it will be an important parameter of device implementation that improves the reliability of memory and the stability of conductance filament (CF).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于单壁碳纳米管导线电极的ReRAM开关性能
从过去开始,内存/计算功能瓶颈的出现一直是冯·诺依曼架构的一个问题。随着计算和数据存储需求的增加,开发高性能存储器以克服运算速度和低功耗的限制是必要的。最近,神经形态系统随着模仿人类大脑的计算技术而成为人们关注的焦点。神经形态结构是实现基于脉冲神经网络(SNN)的系统硬件与人类突触学习的重要因素。在神经形态记忆系统的候选者中,电阻式随机存取存储器(ReRAM)以其简单的结构和易于设计的硅基CMOS技术而备受关注。根据突触的学习规则(spike timing dependent plasticity, STDP),突触权重的变化等于突触ReRAM器件电阻的变化。因此,本研究通过合成单壁碳纳米管(SWCNTs),提出了一种基于纳米线电极的具有金属-碳纳米管-氧化硅(MCOS)结构的非易失性突触器件。SWCNTs具有优异的电性能,其导电性比铜高,载流子迁移率比Si高。由于顶电极丝作为SWCNTs,减少了漏电流,并通过每个电池的自集成显示出高开关性能。最终,它将成为器件实现的重要参数,提高存储器的可靠性和电导灯丝(CF)的稳定性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
DWT+DWT: Deep Learning Domain Generalization Techniques Using Discrete Wavelet Transform with Deep Whitening Transform Fast Virtual Keyboard Typing Using Vowel Hand Gesture Recognition A Study on Edge Computing-Based Microservices Architecture Supporting IoT Device Management and Artificial Intelligence Inference Efficient Pavement Crack Detection in Drone Images using Deep Neural Networks High Performance 3.3KV 4H-SiC MOSFET with a Floating Island and Hetero Junction Diode
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1