Holistic security via complex HW/SW platforms

Giuseppe Airò Farulla, P. Prinetto, A. Varriale
{"title":"Holistic security via complex HW/SW platforms","authors":"Giuseppe Airò Farulla, P. Prinetto, A. Varriale","doi":"10.1109/DTIS.2017.7930156","DOIUrl":null,"url":null,"abstract":"This paper presents a methodology to implement holistic security systems on complex hardware and software platforms by means of a set of software APIs and conceptual abstraction layers which simplify both the security development and the security integration in existing infrastructures. To validate the methodology, all the hardware and software developments have been deployed on the SEcube™, an open security platform leveraging on a 3D SiP (System in Package) designed and produced by Blu5 Group, which integrates three key security elements in a single package: a fast floating-point Cortex-M4 CPU, a high-performance FPGA, and an EAL5+ certified Smart Card.","PeriodicalId":328905,"journal":{"name":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-04-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2017.7930156","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

This paper presents a methodology to implement holistic security systems on complex hardware and software platforms by means of a set of software APIs and conceptual abstraction layers which simplify both the security development and the security integration in existing infrastructures. To validate the methodology, all the hardware and software developments have been deployed on the SEcube™, an open security platform leveraging on a 3D SiP (System in Package) designed and produced by Blu5 Group, which integrates three key security elements in a single package: a fast floating-point Cortex-M4 CPU, a high-performance FPGA, and an EAL5+ certified Smart Card.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过复杂的硬件/软件平台实现整体安全
本文提出了一种在复杂的硬件和软件平台上实现整体安全系统的方法,通过一组软件api和概念抽象层来简化安全开发和现有基础设施中的安全集成。为了验证该方法,所有的硬件和软件开发都部署在SEcube™上,这是一个开放的安全平台,利用Blu5集团设计和生产的3D SiP(系统包),将三个关键的安全元素集成在一个包中:快速浮点Cortex-M4 CPU,高性能FPGA和EAL5+认证智能卡。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Run-time resource allocation for embedded Multiprocessor System-on-Chip using tree-based design space exploration Analyzing ambient assisted living solutions: A research perspective Integrated microelectromechanical systems in the More than Moore era Analysis of two different charge injector candidates for an on-chip Floating Gate recharging system Wearable Energy Harvesting: From body to battery
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1