In-place Repair for Resistive Memories Utilizing Complementary Resistive Switches

A. Ghofrani, M. Lastras-Montaño, Yuyang Wang, K. Cheng
{"title":"In-place Repair for Resistive Memories Utilizing Complementary Resistive Switches","authors":"A. Ghofrani, M. Lastras-Montaño, Yuyang Wang, K. Cheng","doi":"10.1145/2934583.2934590","DOIUrl":null,"url":null,"abstract":"Recent advances in resistive memory technologies have demonstrated their potential to serve as next generation random access memories (RAM) which are fast, low-power, ultra-dense, and nonvolatile. However, owing to their stochastic filamentary nature, several sources of hard errors exist that could affect the lifetime of a resistive RAM (ReRAM). In this paper, we propose a novel mechanism to protect resistive memories against hard errors through the exploitation of a unique feature of bipolar resistive memory elements. Our solution proposes an unorthodox use of complementary resistive switches (a particular implementation of resistive memory elements) to provide an \"in-place spare\" for each memory cell at negligible extra cost. The in-place spares are then utilized by our repair scheme to extend the lifetime of a resistive memory. Our repair scheme detects data errors during regular memory accesses and triggers repair using the in-place spares at a page-level granularity. We show that in-place spares can be used along with other memory reliability and yield enhancement solutions, such as error correction codes (ECC) and spare rows. We develop a statistical model to evaluate our method's effectiveness on extending ReRAM's lifetime. Our analysis shows that the in-place spare scheme can roughly double the lifetime of a ReRAM system. Alternatively, our method can yield the same lifetime as a baseline ReRAM, with either significantly fewer spare rows or a lighter-weight ECC, both of which can save on energy consumption and area.","PeriodicalId":142716,"journal":{"name":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","volume":"91 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-08-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2934583.2934590","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Recent advances in resistive memory technologies have demonstrated their potential to serve as next generation random access memories (RAM) which are fast, low-power, ultra-dense, and nonvolatile. However, owing to their stochastic filamentary nature, several sources of hard errors exist that could affect the lifetime of a resistive RAM (ReRAM). In this paper, we propose a novel mechanism to protect resistive memories against hard errors through the exploitation of a unique feature of bipolar resistive memory elements. Our solution proposes an unorthodox use of complementary resistive switches (a particular implementation of resistive memory elements) to provide an "in-place spare" for each memory cell at negligible extra cost. The in-place spares are then utilized by our repair scheme to extend the lifetime of a resistive memory. Our repair scheme detects data errors during regular memory accesses and triggers repair using the in-place spares at a page-level granularity. We show that in-place spares can be used along with other memory reliability and yield enhancement solutions, such as error correction codes (ECC) and spare rows. We develop a statistical model to evaluate our method's effectiveness on extending ReRAM's lifetime. Our analysis shows that the in-place spare scheme can roughly double the lifetime of a ReRAM system. Alternatively, our method can yield the same lifetime as a baseline ReRAM, with either significantly fewer spare rows or a lighter-weight ECC, both of which can save on energy consumption and area.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
利用互补电阻性开关的电阻性存储器的原位修复
电阻式存储技术的最新进展已经证明了它们作为下一代随机存取存储器(RAM)的潜力,这些存储器具有快速、低功耗、超密度和非易失性。然而,由于它们的随机丝状特性,存在一些可能影响电阻性RAM (ReRAM)寿命的硬误差来源。在本文中,我们提出了一种新的机制,通过利用双极电阻性记忆元件的独特特性来保护电阻性记忆免受硬错误的影响。我们的解决方案提出了一种非正统的互补电阻开关(电阻存储元件的一种特殊实现)的使用,以微不足道的额外成本为每个存储单元提供“就地备用”。然后,我们的维修方案利用就地备件来延长电阻存储器的使用寿命。我们的修复方案在常规内存访问期间检测数据错误,并以页级粒度使用就地备件触发修复。我们表明,就地备件可以与其他内存可靠性和良率增强解决方案一起使用,例如纠错码(ECC)和备用行。我们开发了一个统计模型来评估我们的方法在延长ReRAM寿命方面的有效性。我们的分析表明,就地备用方案可以使ReRAM系统的寿命大约增加一倍。或者,我们的方法可以产生与基线ReRAM相同的生命周期,具有更少的备用行或更轻的ECC,这两种方法都可以节省能耗和面积。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Performance Impact of Magnetic and Thermal Attack on STTRAM and Low-Overhead Mitigation Techniques OS-based Resource Accounting for Asynchronous Resource Use in Mobile Systems Data-Driven Low-Cost On-Chip Memory with Adaptive Power-Quality Trade-off for Mobile Video Streaming Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency SATS: An Ultra-Low Power Time Synchronization for Solar Energy Harvesting WSNs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1