Co-packaging of PMUT array with FOWLP ASIC's

D. Giusti, F. Quaglia, D. Rahul, V. S. Rao, A. Savoia, M. Shaw, D. Wee
{"title":"Co-packaging of PMUT array with FOWLP ASIC's","authors":"D. Giusti, F. Quaglia, D. Rahul, V. S. Rao, A. Savoia, M. Shaw, D. Wee","doi":"10.1109/EPTC56328.2022.10013202","DOIUrl":null,"url":null,"abstract":"In medical ultrasound scanning applications PMUT (Piezo Micromachined Ultrasound transducers) need to be assembled along with the ASIC devices that drive the PMUT devices in transmission and receive the reflected ultrasound signal. To produce a sufficiently high resolution image, a large number of interconnections are required between the PMUT device and the companion ASICs (Application Specific Integrated Circuit) which is done using Cu pillar technology. This integration of Ultrasound Transducers using wafer level bonding between the traducer and the ASIC wafer has already been demonstrated [1]. This process suffers from the problem of yield if a non functioning transducer is bonded to a functioning ASIC or vice versa, and it also requires the ASIC die to be the same dimensions of the traducer die. In this article we will present a solution where known good ASIC die are assembled in a FOWLP (Fan Out wafer level Package) with known good PMUT device assembled using Cu pillar technology allowing for the optimisation of the ASIC for size/yield while still maintain the performance of the transducer required. Verification of the assembly flow has been done using a dummy die to ensure that the fully assembled FOWLP is practicable.","PeriodicalId":163034,"journal":{"name":"2022 IEEE 24th Electronics Packaging Technology Conference (EPTC)","volume":"125 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-12-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 24th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC56328.2022.10013202","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

In medical ultrasound scanning applications PMUT (Piezo Micromachined Ultrasound transducers) need to be assembled along with the ASIC devices that drive the PMUT devices in transmission and receive the reflected ultrasound signal. To produce a sufficiently high resolution image, a large number of interconnections are required between the PMUT device and the companion ASICs (Application Specific Integrated Circuit) which is done using Cu pillar technology. This integration of Ultrasound Transducers using wafer level bonding between the traducer and the ASIC wafer has already been demonstrated [1]. This process suffers from the problem of yield if a non functioning transducer is bonded to a functioning ASIC or vice versa, and it also requires the ASIC die to be the same dimensions of the traducer die. In this article we will present a solution where known good ASIC die are assembled in a FOWLP (Fan Out wafer level Package) with known good PMUT device assembled using Cu pillar technology allowing for the optimisation of the ASIC for size/yield while still maintain the performance of the transducer required. Verification of the assembly flow has been done using a dummy die to ensure that the fully assembled FOWLP is practicable.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
PMUT阵列与FOWLP ASIC的协同封装
在医学超声扫描应用中,PMUT(压电微机械超声换能器)需要与驱动PMUT器件传输和接收反射超声信号的ASIC器件一起组装。为了产生足够高分辨率的图像,PMUT设备和配套的专用集成电路(asic)之间需要大量的互连,这是使用铜柱技术完成的。超声换能器的集成使用了传感器和ASIC晶圆之间的晶圆级键合[1]。如果非功能换能器与功能ASIC结合,则该过程会遇到产量问题,反之亦然,并且还要求ASIC模具与传感器模具具有相同的尺寸。在本文中,我们将提出一种解决方案,将已知的良好ASIC芯片组装在FOWLP(扇出晶圆级封装)中,并使用铜柱技术组装已知的良好PMUT器件,从而优化ASIC的尺寸/良率,同时仍保持所需传感器的性能。使用假模对装配流程进行了验证,以确保完全装配的FOWLP是可行的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
From SI, PI, EMI Design, Verification, to Package, Board, and Channel Intellectual Property Numerical Simulation for Flow Boiling in Microchannels with Different Pin Fin Arrays Soft mask-based dry etching of parylene AF4 for advanced packaging applications One-sided directional slot antenna with magnetic film for 28 GHz application Diffusion Enhanced Optimized Thin Passivation Layer for Realizing Copper to Copper Wafer Bonding at Low Thermal Budget
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1