The Scan Line Approach to Design Rules Checking: Computational Experiences

Abstract

Advances in integrated circuit technology in the last several years have led to designs with ever-increasing complexity and density. Consequently, designers have been faced with performing design-rule-checking on designs with shape outlines that have been doubling in number every year or two. In response, we have recently incorporated efficient algorithms into our design checking strategy. This paper reports on the computational results of these efforts.