Architecture design to optimize multipliers in FPGAs based on Maya multiplying method

Fabian Venegas Siordia, J. J. Raygoza Panduro, Edwin Christian Becerra Álvarez, S. O. Cisneros, J. R. Domínguez
{"title":"Architecture design to optimize multipliers in FPGAs based on Maya multiplying method","authors":"Fabian Venegas Siordia, J. J. Raygoza Panduro, Edwin Christian Becerra Álvarez, S. O. Cisneros, J. R. Domínguez","doi":"10.1109/CONESCAPAN.2016.8075212","DOIUrl":null,"url":null,"abstract":"The Mayan binary multiplier is an architecture to simplify and optimize the multiplication implemented in FPGAs. This architecture is based on the Maya multiplication method or Tzeltal. The architecture takes advantage of the parallelism of FPGAs grouping multipliers for generating the partial products. The multiplication is accelerated by decreasing the number of sums to be performed. This new approach provides properties that improve arithmetic calculations.","PeriodicalId":341701,"journal":{"name":"2016 IEEE Central America and Panama Student Conference (CONESCAPAN)","volume":"199 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Central America and Panama Student Conference (CONESCAPAN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CONESCAPAN.2016.8075212","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The Mayan binary multiplier is an architecture to simplify and optimize the multiplication implemented in FPGAs. This architecture is based on the Maya multiplication method or Tzeltal. The architecture takes advantage of the parallelism of FPGAs grouping multipliers for generating the partial products. The multiplication is accelerated by decreasing the number of sums to be performed. This new approach provides properties that improve arithmetic calculations.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于Maya乘法法优化fpga乘数器的架构设计
玛雅二进制乘法器是一种简化和优化在fpga中实现的乘法的架构。这个架构是基于玛雅人的乘法方法或Tzeltal。该体系结构利用fpga分组乘法器的并行性来生成部分乘积。通过减少要执行的和的数量来加速乘法。这种新方法提供了改进算术计算的特性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
OFDM: today and in the future of next generation wireless communications Design, assembly and calibration of a microcontroller-based Geiger-Muller doserate meter Carbon markets and renewable energy Architecture design to optimize multipliers in FPGAs based on Maya multiplying method Design and implementation of a module to obtain a lagrange interpolating polynomial in a FPGA
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1