The TANGRAM co-processor for MPEG-4 visual compositing

Mladen Berekovic, T. Selinger, C. Miro, G. Ghigo, C. Heer, P. Pirsch, Kai-Immo Wels, A. Lafage
{"title":"The TANGRAM co-processor for MPEG-4 visual compositing","authors":"Mladen Berekovic, T. Selinger, C. Miro, G. Ghigo, C. Heer, P. Pirsch, Kai-Immo Wels, A. Lafage","doi":"10.1109/SIPS.1999.822336","DOIUrl":null,"url":null,"abstract":"MPEG-4 is the most recent coding standard for multimedia applications. It introduces script-based compositing of audiovisual scenes from multiple audio and visual objects. The TANGRAM VLSI co-processor is intended to assist existing MPEG-4 video-decoders to perform the computation intensive last stage in the decoding process, which is specific to MPEG-4: rendering and final composition of scenes at the display. TANGRAM consists of a RISC control processor and multiple powerful arithmetic units that perform rendering calculations directly in hardware. Communication to a host CPU and video decoding hardware is done via the very common PI-bus on-chip interface. TANGRAM directly interfaces with the ITU-R601/656 digital video output. VHDL implementation and synthesis for a 0.35 /spl mu/ standard-cell library provide an estimate of 100 MHz achievable clock-frequency (worst-case), 52 mm/sup 2/ overall area and 1 Watt power dissipation. The presented TANGRAM co-processor has sufficient performance for rendering of MPEG-4 Main Profile@ Layer3 scenes (CCIR).","PeriodicalId":275030,"journal":{"name":"1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)","volume":"528 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.1999.822336","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

MPEG-4 is the most recent coding standard for multimedia applications. It introduces script-based compositing of audiovisual scenes from multiple audio and visual objects. The TANGRAM VLSI co-processor is intended to assist existing MPEG-4 video-decoders to perform the computation intensive last stage in the decoding process, which is specific to MPEG-4: rendering and final composition of scenes at the display. TANGRAM consists of a RISC control processor and multiple powerful arithmetic units that perform rendering calculations directly in hardware. Communication to a host CPU and video decoding hardware is done via the very common PI-bus on-chip interface. TANGRAM directly interfaces with the ITU-R601/656 digital video output. VHDL implementation and synthesis for a 0.35 /spl mu/ standard-cell library provide an estimate of 100 MHz achievable clock-frequency (worst-case), 52 mm/sup 2/ overall area and 1 Watt power dissipation. The presented TANGRAM co-processor has sufficient performance for rendering of MPEG-4 Main Profile@ Layer3 scenes (CCIR).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于MPEG-4视觉合成的TANGRAM协处理器
MPEG-4是最新的多媒体应用编码标准。介绍了基于脚本的由多个视听对象合成视听场景的方法。TANGRAM VLSI协处理器旨在协助现有的MPEG-4视频解码器执行解码过程中计算密集型的最后阶段,这是MPEG-4特有的:渲染和显示场景的最终组成。TANGRAM由一个RISC控制处理器和多个功能强大的算术单元组成,这些单元直接在硬件中执行渲染计算。与主机CPU和视频解码硬件的通信通过非常常见的pi总线片上接口完成。TANGRAM直接与ITU-R601/656数字视频输出接口。0.35 /spl mu/标准单元库的VHDL实现和合成提供了100 MHz可实现时钟频率(最坏情况),52 mm/sup /总面积和1瓦功耗的估计。所提出的TANGRAM协处理器具有足够的性能来渲染MPEG-4主配置文件@ Layer3场景(CCIR)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Efficient FFT implementation using digit-serial arithmetic VLSI implementation issues of TURBO decoder design for wireless applications A new image encryption algorithm and its VLSI architecture Implementation of the discrete cosine transform and its inverse by recursive structures A high-speed CORDIC algorithm and architecture for DSP applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1