93% Efficiency and 0.99 power factor in pseudo-linear LED driver

2016 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 1900-01-01 DOI:10.1109/ASSCC.2016.7844133

S. Chiu, Chun-Chieh Kuo, K. Chuang, Wen-Hau Yang, Ke-Horng Chen, Chinder Wey, Ying-Hsi Lin, Jian-Ru Lin, Lsung-Yen Lsai, Jui-Lung Chen

引用次数: 1

Abstract

The proposed pseudo-linear LED driver can effectively solve the serious flicker in conventional linear LED driver (LLD). Besides, it has good electromagnetic interference (EMI) performance similar to that in conventional LLD at high AC input voltage. In the meanwhile, it has high power factor (PF) similar to boost switching regulator (SWR) LED driver at low AC input voltage. Furthermore, owing to the combination of line filter and the active full bridge rectifier, the pseudo-linear LED driver has a compact solution and high efficiency. The test chip was fabricated in 0.5μm 500V LDMOS process. Experimental results show 93% high efficiency, 6% total harmonic distortion (THD), and 0.99 PF at the power of 7W.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

伪线性LED驱动器效率为93%，功率因数为0.99

所提出的伪线性LED驱动器可以有效地解决传统线性LED驱动器存在的严重闪烁问题。此外，在高交流输入电压下，它具有与传统LLD相似的良好电磁干扰性能。同时，它在低交流输入电压下具有与升压开关稳压器(SWR) LED驱动器相似的高功率因数(PF)。此外，由于线路滤波器和有源全桥整流器的结合，伪线性LED驱动器具有紧凑的解决方案和高效率。测试芯片采用0.5μm 500V LDMOS工艺制备。实验结果表明，在7W功率下，该电路的效率为93%，总谐波失真(THD)为6%，PF为0.99。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)

自引率

0.00%

发文量

期刊最新文献

Copyright page Fractional-N DPLL based low power clocking architecture for 1–14 Gb/s multi-standard transmitter A 16–43 GHz low-noise amplifer with 2.5–4.0 dB noise figure A 12 bit 150 MS/s 1.5 mW SAR ADC with adaptive radix DAC in 40 nm CMOS A low-power calibration-free fractional-N digital PLL with high linear phase interpolator