A comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped CMOS processes

D. Ozis, T. Fiez, K. Mayaram
{"title":"A comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped CMOS processes","authors":"D. Ozis, T. Fiez, K. Mayaram","doi":"10.1109/CICC.2002.1012887","DOIUrl":null,"url":null,"abstract":"An accurate substrate noise coupling macromodel for heavily doped CMOS processes is presented. The model is based on Z parameters that are scalable with contact separation and size. Extensive experimental validations of the model have demonstrated that the modeled Z parameters are most often accurate to within 2-8%.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"147 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"46","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2002.1012887","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 46

Abstract

An accurate substrate noise coupling macromodel for heavily doped CMOS processes is presented. The model is based on Z parameters that are scalable with contact separation and size. Extensive experimental validations of the model have demonstrated that the modeled Z parameters are most often accurate to within 2-8%.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
重掺杂CMOS工艺中衬底噪声耦合的综合几何相关宏观模型
提出了一种精确的高掺杂CMOS工艺衬底噪声耦合宏观模型。该模型基于Z参数,这些参数随接触距离和尺寸可伸缩。模型的大量实验验证表明,模型的Z参数通常精度在2-8%以内。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization Modularized low temperature LNO/PZT/LNO ferroelectric capacitor-over-interconnect (COI) FeRAM for advanced SOC (ASOC) application SOI Hall effect sensor operating up to 270/spl deg/C A 402-output TFT-LCD driver IC with power-controlling function by selecting number of colors Understanding MOSFET mismatch for analog design
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1