Horrendous capacity cost of semiconductor wafer manufacturing

K. Ibrahim, M. A. Chik, U. Hashim
{"title":"Horrendous capacity cost of semiconductor wafer manufacturing","authors":"K. Ibrahim, M. A. Chik, U. Hashim","doi":"10.1109/SMELEC.2014.6920864","DOIUrl":null,"url":null,"abstract":"Semiconductor wafer manufacturing, being one of the most advanced and complex process, commands high level of utilization of the available tools to ensure maximum productivity. It is also very important to keep the operations as lean as possible to ensure cost effectiveness. In this research we will show that the cost additional capacity is outrages. This is the main reason more and more companies are opting out of fab owners club. Others are scaling down and going fables and fab-light. Capacity utilization and capacity maximization is the key to a successful fab. Fabs continuously look for ways to increase the capacity by improving productivity. Beyond certain productivity level, fabs must spend on purchasing tools. Semiconductor tools are expensive and in many cases there will be a need to spend in the support infrastructure. The escalating cost really brings out the creativity and innovation among the fab engineers. This paper discusses what actions are taken to address or mitigate this issue. The research is based on some available data from SilTerra Malaysia S dn Bhd wafer fab in Kulim.","PeriodicalId":268203,"journal":{"name":"2014 IEEE International Conference on Semiconductor Electronics (ICSE2014)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE International Conference on Semiconductor Electronics (ICSE2014)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMELEC.2014.6920864","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

Semiconductor wafer manufacturing, being one of the most advanced and complex process, commands high level of utilization of the available tools to ensure maximum productivity. It is also very important to keep the operations as lean as possible to ensure cost effectiveness. In this research we will show that the cost additional capacity is outrages. This is the main reason more and more companies are opting out of fab owners club. Others are scaling down and going fables and fab-light. Capacity utilization and capacity maximization is the key to a successful fab. Fabs continuously look for ways to increase the capacity by improving productivity. Beyond certain productivity level, fabs must spend on purchasing tools. Semiconductor tools are expensive and in many cases there will be a need to spend in the support infrastructure. The escalating cost really brings out the creativity and innovation among the fab engineers. This paper discusses what actions are taken to address or mitigate this issue. The research is based on some available data from SilTerra Malaysia S dn Bhd wafer fab in Kulim.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
半导体晶圆制造的巨大产能成本
半导体晶圆制造作为最先进和最复杂的工艺之一,要求对现有工具的高度利用,以确保最大的生产力。保持操作尽可能精简以确保成本效益也是非常重要的。在本研究中,我们将证明额外容量的成本是暴行。这就是越来越多的公司选择退出晶圆厂业主俱乐部的主要原因。其他公司则在缩减规模,采用小工厂和小工厂。产能利用率和产能最大化是晶圆厂成功的关键。晶圆厂不断寻求通过提高生产率来增加产能的方法。超过一定的生产水平,晶圆厂必须花费在购买工具上。半导体工具是昂贵的,在许多情况下,将需要在支持基础设施上花费。不断上升的成本确实激发了晶圆厂工程师的创造力和创新精神。本文讨论了采取什么行动来解决或减轻这个问题。该研究基于位于居林的SilTerra Malaysia S dn Bhd晶圆厂的一些可用数据。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Controlling growth rate of ultra-thin Silicon Dioxide layer by incorporating nitrogen gas during dry thermal oxidation Theoretical study of on-chip meander line resistor to improve Q-factor Epitaxial lift-off of large-area GaAs multi-junction solar cells for high efficiency clean and portable energy power generation Synthesis and characterization of carbon nano structures on Gallium Phosphate Process development of 40 nm silicon nanogap for sensor application
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1