An integrated 1.25 Gbit/s laser driver/post amplifer IC

Proceedings of CICC 97 - Custom Integrated Circuits Conference Pub Date : 1997-05-05 DOI:10.1109/CICC.1997.606576

S. Baumgartner, L. Freitag, H. Paschal, D. Siljenberg

引用次数: 5

Abstract

This paper presents the first reported integrated 1.25 Gbit/s post amplifier and laser driver, to the authors knowledge. The post amplifier amplifies 20 mV signals from a pre-amplifier and provides redundant loss of signal detectors. The laser driver provides up to 100 mA DC drive and 25 mA/sub p-p/ C drive. This presents a large on chip isolation challenge and 79 dB of isolation was achieved. The chip has sufficient redundancy and error detection to provide international Class 1 laser safety certification. The chip operated up to 1.6 Gb/s. The design is implemented in a 0.45 um L/sub eff/ BiCMOS technology with 12 GHz NPN's. It is packaged in a 48 lead 7 mm plastic quad flat pack surface mount package.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

集成1.25 Gbit/s激光驱动器/后置放大器IC

据作者所知，本文首次报道了集成1.25 Gbit/s后置放大器和激光驱动器。后置放大器放大来自前置放大器的20mv信号，并提供信号检测器的冗余损耗。激光驱动器提供高达100ma的直流驱动和25ma /sub p-p/ C驱动。这对片上隔离提出了很大的挑战，实现了79 dB的隔离。芯片具有足够的冗余和错误检测，提供国际一级激光安全认证。该芯片的运行速度高达1.6 Gb/s。该设计采用0.45 μ L/sub / BiCMOS技术，具有12 GHz NPN。它被封装在一个48引线7毫米塑料四平面包装表面贴装封装。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Proceedings of CICC 97 - Custom Integrated Circuits Conference

自引率

0.00%

发文量

期刊最新文献

DFT for embedded charge-pump PLL systems incorporating IEEE 1149.1 Self-calibration of digital phase-locked loops Multi-layer over-the-cell routing with obstacles A 2.4 V, 700 /spl mu/W, 0.18 mm/sup 2/ second-order demodulator for high-resolution /spl Sigma//spl Delta/ DACs A single-chip controller for 1.2 Gbps shared buffer ATM switches